SoC Design Verification Lead job opportunity at Altera Corporation.

_{Posted Today} bot

Altera Corporation SoC Design Verification Lead

Experience: 12-years

Pattern: full-time

Country:

Apply Now

Salary:

Status:

Job

Copy Link Report

OND

Bengaluru, Kar..........India

Job Details: Job Description: As a Design verification Lead, you will be responsible to lead SoC architecture verification including creating verification strategy, developing test cases and test bench using UVM methodology. Capacity could include full chip and/or system functional verification with defining verification strategies, methodology and test plan to enable effective verification. Coordinate cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan. Using system full application to verify performance and identify short falls. You will be driving a team towards project execution and delivery. Responsibility: Lead pre-silicon verification strategy and execution for SoC verification Performs functional logic verification at multiple levels ( block, subsystem and full chip ) Defines and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications. Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs post-si issues in the pre-silicon environment. Absorbs learning from post-silicon on the quality of validation done during pre-silicon development, updates test plan for missing coverages, and proliferates to future products Complete verification life cycle (verification architecture, test plan, execution, debug, coverage closure). Qualifications: Qualifications: B.Tech/M.Tech in Electrical Engineering, Electronics, or related field with 12+ years of experience Familiar with System Verilog language Experience on UVM verification methodology, and formal verification method Working knowledge of scripting in Linux/ Unix environments as well as proficiency in Perl and or Python is desirable. Experience with ARM based SoC verification. Experience with protocols such as PCIe, Ethernet, USB, TSN, etc Experience with Design for Debug (JTAG, High speed USB, PCIe based debug will be an add on Strong communication skills and the ability to work with a team spread across different geography sites Flexible in dynamic environment Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Penang 15, Penang, Malaysia Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks

Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks

Network Engineer Applicants are expected to have a solid experience in handling Job related tasks

Functional Safety Manager - Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks

Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks

FPGA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks

Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks

Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks

A&D Product Program Manager Applicants are expected to have a solid experience in handling Job related tasks

Firmware Functional Safety Engineer Applicants are expected to have a solid experience in handling Job related tasks

Senior Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks

Senior SOC Timing Engineer Applicants are expected to have a solid experience in handling Job related tasks

FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks

Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks

Remote

Internal Sales Representative - Contract Applicants are expected to have a solid experience in handling Job related tasks

Remote

Senior Financial/Cost Analyst Applicants are expected to have a solid experience in handling Job related tasks

ML/AI Timing and Power Flow Expert Applicants are expected to have a solid experience in handling Job related tasks

Senior OSAT Engineer Applicants are expected to have a solid experience in handling Job related tasks

FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks

FPGA Board Farm Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks

Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks

Senior FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks

SoC Design Verification Lead job opportunity at Altera Corporation.

Saved Jobs

No Job Saved

Other Ai Matches