Analog Layout Design Engineer job opportunity at Altera Corporation.

Home Jobs In India Tag: Job Analog Layout Design Engineer position at Altera Corporation


DatePosted Yesterday bot
Altera Corporation Analog Layout Design Engineer
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description: As an Analog Layout Design Engineer, you will play a key role in the development and implementation of complex analog and mixed-signal circuit layouts. You’ll lead multiple layout blocks, leveraging advanced process technologies to meet demanding performance, reliability, and integration goals. Key Responsibilities Designs complex (High speed SerDes) layouts of analog signal circuits for a given design specification and runs complete set of design verification tools for process design rules, electron migration, voltage drop (IR), ESD, and other reliability checks on the layouts. Designs and analyzes floorplans, power grid, ESD, bumps, and performs all required verification on the analog blocks. Performs the micro-floor planning and detail signal planning of complex analog circuits to meet performance and electrical requirements (shielding, matching) for critical signals to optimize for area, power, RV, and performance. Develops and drives new and innovative analog layout methodologies to improve layout productivity and quality. Collaborates with analog circuit design, process technology, and package design teams to meet design specifications, plan work, and negotiate layout trade-offs as needed. Troubleshoots a wide variety of issues up to and including design and tool/flow/methodology used in analog layout design. Should have good experience working in TSMC N3 technology. Qualifications: Bachelor’s/Master’s degree in Electrical Engineering, Computer Engineering, or a related discipline. Minimum of 3 years of hands-on experience in Analog layout design. Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineering Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Automation Engineer - Front End Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Marketing Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Security Architect– Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Quartus Strategic Planner Applicants are expected to have a solid experience in handling Job related tasks
Functional Safety Architect Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
IP verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Functional Safety Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Transceiver & Protocol Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Executive Administrative Assistant Applicants are expected to have a solid experience in handling Job related tasks
Principal NoC IP Micro-Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - Network Security Applicants are expected to have a solid experience in handling Job related tasks
RTL Design Lead Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks