FPGA Design & DV Engineer job opportunity at Altera Corporation.



DatePosted 4 Days Ago bot
Altera Corporation FPGA Design & DV Engineer
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description: We are   seeking   a highly motivated intern currently pursuing or holding a   Master's   degree in Electronics or Computer Engineering with a specialization in VLSI. The ideal candidate will   possess   foundational knowledge of VLSI design and validation, with   additional   experience in high-speed design challenges seen as   advantageous . This   ACE program   provides   an exciting opportunity to engage directly with post-silicon system validation activities for next-generation Altera FPGA products, specifically focusing on high-speed transceiver protocols.   Find details of the ACE program here  . Qualifications: Key Responsibilities:   Support the FPGA post-silicon system validation group in ongoing and upcoming projects or new   methodology   initiatives.   Assist   in the development and implementation of innovative validation and debugging solutions.   Document technical specifications clearly and   maintain   organized records of project progress.   Collaborate closely with   validation   team members to understand and improve workflows and methodologies.   Prepare and present updates and findings to stakeholders as   required . Skills and Qualifications:   Familiarity with HDL languages (VHDL, Verilog,   SystemVerilog ).   Experience or knowledge in scripting languages such as   Tcl , Perl, or Python.   Prior experience or exposure to FPGA tools (Quartus or   Vivado ) would be   advantageous .   Strong willingness to learn new skills and technologies.   Ability to work collaboratively within a team environment.   Good communication   skills and ability to clearly present project details and outcomes.   What You'll Gain:   Practical understanding of validation principles, methodologies, and importance.   Skills development in   Verilog, RTL Design,   SystemVerilog , Python,   Tcl , and Unix, depending on validation coverage (pre-silicon or post-silicon).   Hands-on experience with FPGA design and tools such as Quartus.   Exposure to   platform setups, hardware equipment, and automation systems.   Domain   expertise   in high-speed protocols (e.g., 802.3 standards or other high-speed transceiver-based protocols).   Job Type: Contract Employee (Fixed Term) Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Virtualization & Cloud Platform Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Product Owner - Channel Data Management Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Hardware SOC Functional Safety Engineer (FSE) Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Flow Methodology and Automation - LEC.  Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Workday Contractor Applicants are expected to have a solid experience in handling Job related tasks
Salesforce Developer - Service Cloud Applicants are expected to have a solid experience in handling Job related tasks
Firmware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
FPGA Silicon Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
ML/AI Timing and Power Flow Expert Applicants are expected to have a solid experience in handling Job related tasks
Senior Business Analyst - Record to Report Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Security Architect– Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks