FPGA SW Validation Engineer - Synthesis job opportunity at Altera Corporation.

Home Jobs In India Tag: Job FPGA SW Validation Engineer - Synthesis position at Altera Corporation


DatePosted 5 Days Ago bot
Altera Corporation FPGA SW Validation Engineer - Synthesis
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description: Validates and researches the Quartus Synthesis & Compiler optimizations , Partial Reconfiguration (PR) flow, Debugging features like SignalTap using Quartus Design Software and Altera FPGA Hardware. Creates Altera device-specific testcases with Verilog/VHDL and Altera IPs and verifies them for timing & functionality using industry-standard simulation and formal verification tools. Regresses the designs during each release for QoR, and monitors performance over the targeted FPGAs to assess improvements. Collaborates with cross-functional teams to develop and improve Synthesis & Compiler test coverage and helps resolve customer issues as they occur. Qualifications: Experience : Min. 5+ years of relevant experience in FPGA/ASIC RTL Design, verification and HW Debug. Education : Master's/Bachelor's Degree in Electronics/VLSI/Digital Design or other related disciplines. Requirements - FPGA/Digital Logic Design, RTL design and verification using VHDL, Verilog or SystemVerilog.  Experienced in FPGA Devices like Agilex, Virtex and Tools like Altera Quartus , Xilinx Vivado , Synplify , etc Good experience in FPGA Partial Reconfiguration (PR) flow, and HW debugging skills using SignalTap or ChipScope. Good experience with Simulation/Verification of digital designs using VCS, Questa, XCelium, Timing Analysis ( STA) and Hardware validation of FPGA Designs. Knowledge of at least one of Shell, Perl, TCL or Python Scripting is essential. Knowledge of AHB, AXI, PCIe, Ethernet, Avalon bus protocols, and High-Speed interfaces is essential Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Financial/Cost Analyst Applicants are expected to have a solid experience in handling Job related tasks
PLM QA-Test DevOps Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Hardware/Software ML Inference IP and Compiler Developer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Graduate Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Compensation Analyst-Contract Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Timing Engineer (Sr. Staff Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Analog Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal NoC IP Micro-Architect Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Security Architect– Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks
remote-jobserver Remote
Senior Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Oracle Fusion Business Analyst - Invoice to Pay Applicants are expected to have a solid experience in handling Job related tasks
Silicon Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Board Farm Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
Cost Management Architect Applicants are expected to have a solid experience in handling Job related tasks
Payroll Analyst Applicants are expected to have a solid experience in handling Job related tasks