FPGA SW Validation Engineer - Sr./Lead job opportunity at Altera Corporation.

Home Jobs In India Tag: Job FPGA SW Validation Engineer - Sr./Lead position at Altera Corporation


DatePosted 18 Days Ago bot
Altera Corporation FPGA SW Validation Engineer - Sr./Lead
Experience: 6-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description:     1. Validates and researches the Compiler optimizations, Partial Reconfiguration ( PR ) flow, Debugging features like SignalTap & System Console, etc. using Quartus Design Software and Altera FPGA Hardware.     2. Leads the Partial Reconfiguration (PR) Validation team     3. Creates designs using HDLs and Altera IPs and verifies them for functionality and timing on Altera FPGA Hardware Boards.     4. Regresses the designs during each release for QoR, and monitors performance over the targeted FPGA devkits to assess improvements.     5. Collaborates with cross-functional teams to develop and improve validation strategies for improving Compiler/PR validation and help resolve customer issues as they occur. Location - BENGALURU , Karnataka , India Qualifications: Experience : 6+ years of relevant experience in FPGA/ASIC Design, verification and HW Debug Education : Master's/Bachelor's Degree in Electronics/VLSI/Digital Design or other related disciplines Requirements -     1. FPGA /Digital Logic Design, RTL design and verification using VHDL, Verilog or SystemVerilog .      2. Experienced in FPGA Devices like Agilex , Virtex and Tools like Altera Quartus , Xilinx Vivado, Synplify, etc     3. Good experience in FPGA Partial Reconfiguration (PR) flow, and HW debugging skills using SignalTap or ChipScope     4. Good experience with Simulation/Verification of digital designs using VCS, Questa, XCelium, STA and Hardware validation of FPGA Designs     5. Knowledge of Shell, Perl/TCL or Python Scripting is required      6. Knowledge of AHB, AXI , PCIe , Ethernet, Avalon bus protocols, and High-Speed interfaces is essential Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Graduate Talent - Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Oracle Fusion Business Analyst - Invoice to Pay Applicants are expected to have a solid experience in handling Job related tasks
Power BI Developer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Silicon Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Security Architect– Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks
Principal NoC IP Micro-Architect Applicants are expected to have a solid experience in handling Job related tasks
Performance Power Validation Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Workday Solution Architect-Contract Applicants are expected to have a solid experience in handling Job related tasks
FPGA Firmware User Experience Validation Lead Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP OTC Architect Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Machine Learning Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks