Design Verification Engineer job opportunity at Altera Corporation.

Home Jobs In India Tag: Job Design Verification Engineer position at Altera Corporation


DatePosted 26 Days Ago bot
Altera Corporation Design Verification Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description: Job Description: We are seeking a talented and motivated IP Verification Engineer to join our team. In this role, you will be instrumental in ensuring the functional correctness and quality of our IP blocks for use in complex SoCs (System on a Chip) and FPGAs (Field Programmable Gate Arrays). You will collaborate closely with architecture, design, software, and validation teams to achieve first-pass success. Qualifications: Key Responsibilities Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans. Develop robust, reusable, and constrained-random verification environments using  SystemVerilog  and  UVM (Universal Verification Methodology) . Create and implement directed and random test cases and test sequences to exercise design functionality and uncover potential bugs. Develop verification components, including drivers, monitors, scoreboards, and checkers. Utilize  SystemVerilog Assertions (SVA)  and formal verification methods to enhance bug detection and verify complex properties. Execute simulation regressions, debug test failures, analyze root causes, and work with designers to implement corrective measures. Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure. Develop automation scripts and infrastructure using languages like  Python  or  Perl  to improve verification efficiency and flows. Participate in technical reviews of specifications, design documents, and test plans, providing valuable input and feedback. Required Qualifications Bachelor's or Master's degree in Electronics Engineering, Computer Engineering, or a related field. 10+ years of experience in ASIC or FPGA design verification. Expertise in Hardware Description Languages (HDL) like  Verilog  or VHDL and Hardware Verification Languages (HVL) such as  SystemVerilog . Strong hands-on experience in developing UVM-based testbenches and verification components. Proficiency in modern verification methodologies, including coverage-driven verification (CDV) and assertion-based verification (ABV). Familiarity with industry-standard protocols such as  AMBA (AXI, ACE, CHI, APB) , PCIe, or Ethernet is a plus. Experience with simulation and debug tools (e.g.,  Synopsys VCS , Cadence Xcelium, Mentor Questa). Strong scripting skills in  Python ,  Perl , or Tcl for automation and data analysis. Excellent analytical, problem-solving, and debugging skills. Strong communication skills and the ability to work effectively in a collaborative, cross-functional team environment. Qualifications: Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Graduate Talent - Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Oracle Fusion Business Analyst - Invoice to Pay Applicants are expected to have a solid experience in handling Job related tasks
Power BI Developer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Silicon Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Security Architect– Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks
Principal NoC IP Micro-Architect Applicants are expected to have a solid experience in handling Job related tasks
Performance Power Validation Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Workday Solution Architect-Contract Applicants are expected to have a solid experience in handling Job related tasks
FPGA Firmware User Experience Validation Lead Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP OTC Architect Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Machine Learning Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks