Technical Program Manager job opportunity at Altera Corporation.



DatePosted 27 Days Ago bot
Altera Corporation Technical Program Manager
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America

Job Details: Job Description: About the Role Altera is seeking a Technical Program Manager  to coordinate and drive the engineering execution behind next-generation FPGA device rollouts. In this highly cross-functional role, you will orchestrate complex development efforts spanning silicon, IP, software, firmware, validation, and manufacturing readiness, ensuring alignment across geographically distributed teams in North America and Asia. As a member of Altera’s Execution Alignment Team , you will implement best-in-class program management practices, drive schedule and risk transparency, and ensure successful delivery of industry-leading FPGA products. Responsibilities Lead and manage large, complex technical programs supporting FPGA device development from definition through production rollout. Coordinate execution across multiple engineering disciplines including silicon design, IP, software, firmware, validation, and system enablement. Develop and maintain detailed program plans, schedules, milestones, and dependency tracking for multi-threaded development efforts. Drive alignment across global teams in North America and Asia, ensuring clear ownership, accountability, and communication. Identify program risks, critical path issues, and resource constraints; proactively develop and execute mitigation plans. Partner closely with engineering, product management, quality, and operations teams to ensure on-time, high-quality delivery. Implement and continuously improve best-in-class project and program management processes, tools, and reporting mechanisms. Facilitate executive-level communication by providing clear status updates, issue escalation, and data-driven decision support. Support silicon bring-up, validation, sampling, and production readiness milestones by ensuring cross-functional execution alignment. Salary Range   The pay range below is for Bay Area California only. Actual salary may vary based on   a number of   factors including job location, job-related knowledge, skills, experiences,   trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.    $113,700 - $164,700 USD   We use artificial intelligence to screen, assess, or select applicants for the position.   Applicants must be eligible for any required U.S. export authorizations .   Qualifications: Minimum Qualifications Bachelor’s degree in Electrical Engineering, Software Engineering, Computer Engineering, or a related technical discipline. 5+ years of experience in Technical Program Management, Program Management, or Engineering Program Leadership roles. 3+ years of technical experience in one of the following areas: Transceivers, Embedded Systems (particularly ARM), Config and Security, PCIe, Ethernet or ASIC Design / DV 2+ years of experience managing complex, cross-functional hardware and software development programs. 5+ years of experience leading programs that integrate silicon, hardware, software, firmware, IP, and validation teams. 3+ years of experience managing programs across multiple organizations and geographically distributed international teams. Experience with full product development lifecycle, including definition, development, verification, sampling, and production rollout. Experience building detailed execution plans, manage dependencies, and drive teams to meet aggressive schedules. Experience with project and program management tools used for schedule tracking, risk management, and reporting. Preferred Qualifications 5+ years of experience working directly on FPGA, ASIC, or silicon-based product development programs. Hands-on technical background in silicon design, validation, or software/firmware engineering. Experience supporting silicon bring-up, validation, or manufacturing readiness phases. Familiarity with Agile, hybrid Agile/Waterfall, or scaled execution frameworks in hardware-centric environments. Experience presenting program status and execution metrics to senior leadership and executive stakeholders. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Financial/Cost Analyst Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC & FPGA Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Director, Global Treasury Applicants are expected to have a solid experience in handling Global Treasury related tasks
Director of AI Engineering for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Functional Safety Architect Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Compensation Analyst-Contract Applicants are expected to have a solid experience in handling Job related tasks
FPGA Firmware User Experience Validation Lead Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Machine Learning Engineer Applicants are expected to have a solid experience in handling Job related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Business Analyst - Invoice to Cash Applicants are expected to have a solid experience in handling Job related tasks
Executive Administrative Assistant Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Federal Contract Manager Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Design & DV Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks