Product Development Engineer job opportunity at Altera Corporation.

Home Jobs In United States Of America Tag: Job Product Development Engineer position at Altera Corporation


DatePosted 28 Days Ago bot
Altera Corporation Product Development Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America

Job Details: Job Description: About Altera For decades, Altera has been at the forefront of programmable logic technology. Our commitment to innovation has empowered countless customers to create groundbreaking solutions that have transformed industries. Join us in our journey to becoming the #1 FPGA company! About the Role Our Product Development Team is responsible for performing silicon failure and yield analysis to optimize RISO and PRQ goals. We support wafer yield ramp and fab process optimization in early production stage for wafer Sort and Class yield thru systematic test data analysis to isolate and mitigate defects and failures. We are seeking motivated Product Development Engineer to help us in following areas but not limited to it. Drives and develops testability and manufacturability of integrated circuits from the component debug feasibility stage through production ramp. Contributes to performing Yield Analysis to identify yield limiting issues using Data Science, Data Analytics and Machine Learning techniques to isolate failures faster. Interfaces with fabrication, sort, assembly, component debug, test program developers, failure analysis, quality and reliability, and manufacturing groups to enable healthy silicon and on-time PRQ. Identify root cause of systematic yield issues by applying test program/pattern skills and propose mitigation plan in defined timeline leading to PRQ. Performs ATE device characterization, utilizes that data to define datasheet specifications and performs yield analysis. Maintain up-to-date Yield Dashboard & KPI to identify yield issues and communicate to stake holders and mgmt. Develop new yield modelling methods and AI algorithms using machine learning to deliver world class yield predictability. Advance knowledge and understanding of FPGA architecture/design, fab process, test program/content, sort and class defects and its root causes to apply in solving problems faster. Develops and debugs complex test programs/test patterns to convert design validation vectors and resolve silicon level yield limiters. Ensures manufacturability over process and product design through thorough analysis of process and spec corners and works with design to resolve yield issues before manufacturing ramp. Salary Range   The pay range below is for Bay Area California only. Actual salary may vary based on   a number of   factors including job location, job-related knowledge, skills, experiences,   trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.    $142,600 - 206,500   USD     We use artificial intelligence to screen, assess, or select applicants for the position.   Applicants must be eligible for any required U.S. export authorizations .   Qualifications: Minimum Qualifications Bachelor’s degree in Electrical Engineering or a related field 7+ years of industry experience in Yield Engineering, Test Engineering, or Silicon Manufacturing Engineering for advanced semiconductor products. Preferred Qualifications Master’s degree or PhD in Electrical Engineering or a related field. 5+ years of industry experience in Yield Engineering, Test Engineering, or Silicon Manufacturing Engineering for advanced semiconductor products. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Virtualization & Cloud Platform Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Product Owner - Channel Data Management Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Hardware SOC Functional Safety Engineer (FSE) Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Flow Methodology and Automation - LEC.  Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Workday Contractor Applicants are expected to have a solid experience in handling Job related tasks
Salesforce Developer - Service Cloud Applicants are expected to have a solid experience in handling Job related tasks
Firmware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
FPGA Silicon Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
ML/AI Timing and Power Flow Expert Applicants are expected to have a solid experience in handling Job related tasks
Senior Business Analyst - Record to Report Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Security Architect– Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks