Principal NoC IP Micro-Architect job opportunity at Altera Corporation.

Home Jobs In Malaysia Tag: Job Principal NoC IP Micro-Architect position at Altera Corporation


DatePosted 30+ Days Ago bot
Altera Corporation Principal NoC IP Micro-Architect
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Penang 15, Penang, Malaysia, Malaysia
loacation Penang 15, Pen..........Malaysia

Job Details: Job Description: Develops the logic design, register transfer level (RTL) coding, and simulation for Network on Chip IPs and potentially other FPGA IPs & subsystem for integration in full chip designs. Participates in the definition of architecture and microarchitecture features of the block being designed. Creates prototypes, simulates models, and specifies systems requirements. Prepares and designs logic diagrams and codes for implementing system design and test specifications. Delivers software models for device level bring up, including user visible functionality, timing, and power. Applies RTL implementation techniques to qualify the design to meet required power, performance, and area goals, partnering with physical implementation team. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. As a senior designer of the team, you're also expected to groom next level technical members, technically oversee & guide the entire NOC team as well as proactively anticipate potential design challenges & roadblocks and take mitigation actions to ensure the successful execution of the SS that meets the requirement of the project & schedule. Qualifications: Bachelor's or Master's Degree in Electrical Engineering, Computer Engineering, or a related field with 15+ years of related working experience. Experience in System Verilog, VCS/Synopsys simulators, Lint and Synthesis Experience in programming with C/C++/Perl/Python/TCL/Unix Shell script Experience in FPGA design and programming is a plus. Experience in RTL validation is a plus. Experience in development of Network on Chip IPs. Ability to work with different teams, good communication and problem-solving skills. Job Type: Regular Shift: Shift 1 (Malaysia) Primary Location: Penang 15, Penang, Malaysia Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Engineer Applicants are expected to have a solid experience in handling Job related tasks
Functional Safety Manager - Aerospace, Defense & Government Applicants are expected to have a solid experience in handling Defense & Government related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
A&D Product Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Firmware Functional Safety Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior SOC Timing Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Internal Sales Representative - Contract Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Financial/Cost Analyst Applicants are expected to have a solid experience in handling Job related tasks
ML/AI Timing and Power Flow Expert Applicants are expected to have a solid experience in handling Job related tasks
Senior OSAT Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Board Farm Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks