Senior Director – IP Development job opportunity at Altera Corporation.



DateMore Than 30 Days Ago bot
Altera Corporation Senior Director – IP Development
Experience: General
Pattern: Remote
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation New Delhi, India (Remote), India
loacation New Delhi, Ind..........India

Job Details: Job Description: Altera is looking for a talented and driven Senior Director – IP Development  to lead and inspire a multidisciplinary team. In this critical role, you will manage design engineers across multiple functional domains. You’ll be at the forefront of Altera’s product innovation, driving high-quality silicon solutions that meet power, performance, area, and cost objectives. Key Responsibilities 1. Lead and manage a team of across multiple disciplines and development phases. 2. Contribute to the development and maintenance of software used to configure, generate, and support FPGA IP blocks (e.g., interfaces, memory controllers, DSP, or custom IP). 3. Collaborate with FPGA IP, hardware design, validation, and application engineering teams to support IP development and integration. 4. Support IP validation efforts by developing test software, running simulations, and analyzing results. 5. Understanding of FPGA architecture and digital design concepts. 6. Familiarity with Linux development environments. Qualifications: 1. B.Tech/M.Tech/M.S. in Electrical Engineering, Electronics, or related field. 2. Ph.D. preferred but not mandatory. 3. Experience in scripting languages and/or software programming (e.g. 4. Python/TCL/Perl and/or C/C++). Preferred Qualifications: 1. Experience with FPGA development tools (e.g., Quartus or similar EDA tools). 2. Exposure to FPGA IP integration, configuration, or validation. 3. Exposure to HDL languages such as Verilog or VHDL. 4. Familiarity with version control systems (e.g., Git). 5. Experience writing or maintaining test software, automation scripts, or validation frameworks. 6. Interest in low-level software, hardware-aware programming, or semiconductor technologies. 7. This role is for Hyderabad (remote until future onsite) Job Type: Regular Shift: Shift 1 (India) Primary Location: New Delhi, India (Remote) Additional Locations: Bengaluru, Karnataka, India Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Field Sales Engineer-New England Applicants are expected to have a solid experience in handling Job related tasks
RTL Design Lead Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Internship – FPGA Hardware Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Transformation & Engineering Excellence Applicants are expected to have a solid experience in handling Job related tasks
Product Marketing Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Federal Contract Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
DSP Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
IP verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Board Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Post Silicon FW and System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Executive Administrative Assistant Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle EPM Architect / Application Engineer Applicants are expected to have a solid experience in handling Job related tasks