Director – Pre-Silicon Verification job opportunity at Altera Corporation.

Home Jobs In India Tag: Job Director – Pre-Silicon Verification position at Altera Corporation


DateMore Than 30 Days Ago bot
Altera Corporation Director – Pre-Silicon Verification
Experience: General
Pattern: Remote
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation New Delhi, India (Remote), India
loacation New Delhi, Ind..........India

Job Details: Job Description: Altera is looking for a talented and driven Director – Pre-Silicon Verification (IP Development) to lead and inspire a multidisciplinary team. In this critical role, you will manage design engineers across multiple functional domains. You’ll be at the forefront of Altera’s product innovation, driving high-quality silicon solutions that meet power, performance, area, and cost objectives. Key Responsibilities: 1. Lead pre-silicon verification strategy and execution for IP development. 2. Develops FPGA verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. 3. Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs. 4. Replicates, root causes, and debugs issues in the pre-silicon environment. 5. Finds and implements corrective measures to resolve failing tests. 6. Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications. 7. Developing validation test suites and driving continuous improvement into existing validation test suites and methodologies. 8. Complete verification life cycle (verification architecture, test plan, execution, debug, coverage closure). Qualifications: 1. B.Tech/M.Tech/M.S. in Electrical Engineering, Electronics, or related field. 2. Ph.D. preferred but not mandatory. 3. Related technical experience should be in/with: Pre Silicon Validation/Verification. 4. OVM/UVM, System Verilog, constrained random verification methodologies. Preferred Qualifications: 1. Experience in design Verification with developing, maintaining, and executing complex IPs and/or SOCs. 2. Experience in FPGA architecture or FPGA prototyping 3. This role is for Hyderabad (remote until future onsite) Job Type: Regular Shift: Shift 1 (India) Primary Location: New Delhi, India (Remote) Additional Locations: Bengaluru, Karnataka, India Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Full Chip Timing Modeling and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Design Verification Engineering Lead/Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - IT Financial Systems Applicants are expected to have a solid experience in handling Job related tasks
Timing Engineer (Sr. Staff Engineer) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Federal Contract Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Director of Accounting, Malaysia Accounting Operations Applicants are expected to have a solid experience in handling Malaysia Accounting Operations related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP OTC Architect Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Salesforce Developer - Sales Cloud Applicants are expected to have a solid experience in handling Job related tasks
FPGA Design Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
Principal NoC IP Micro-Architect Applicants are expected to have a solid experience in handling Job related tasks
FPGA SW Validation Engineer - Sr./Lead Applicants are expected to have a solid experience in handling Job related tasks