Transceiver & Protocol Applications Engineer job opportunity at Altera Corporation.

Home Jobs In United States Of America Tag: Job Transceiver & Protocol Applications Engineer position at Altera Corporation


DateMore Than 30 Days Ago bot
Altera Corporation Transceiver & Protocol Applications Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America

Job Details: Job Description: For decades, Altera has been at the forefront of programmable logic technology. Our commitment to innovation has empowered countless customers to create groundbreaking solutions that have transformed industries. Join us on our journey to becoming the #1 FPGA company! To support this, Altera is looking for an Applications Engineer with VLSI / FPGA, Transceivers, Protocol or 5G IPs experience to join our dynamic team. As a Networking and Communication Interfaces IP Applications Engineer in the Customer Experience Group, you will be responsible for providing proactive or reactive technical support to Altera customers and sales teams in resolving challenging customer issues for Transceiver, Ethernet and 5G IPs. You will establish yourself as a technical subject matter expert and will assist our key customers in resolving their challenges as they go from prototype bring up to production. We value technical excellence, customer focus, integrity and teamwork. Responsibilities for this role include, but are not limited to the following: Generate bring up of designs for Transceivers, Ethernet 10G to 400G, 5G IPs (CPRI, eCPRI, ORAN, FEC IPs, etc.). Demonstrate protocol IP use models and performance to customers. Create collaterals including protocol IP user guides, reference designs and technology demonstrations. Collaborate with cross functional teams on issue resolution, protocol validation, and providing feedback on protocol IPs quality and customer experience. The ideal candidate should exhibit the following behavioral traits: Effectively balance technical skills with relationship-building capabilities Drive for results, a passion to win, the desire to collaborate and ability to build strong, influential relationships Communication skills (oral and written) The pay range below is for Bay Area California only. Actual salary may vary based on   a number of   factors including job location, job-related knowledge, skills, experiences,   trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.    $ 127.K   - $ 184.2K   USD     We use artificial intelligence to screen, assess, or select applicants for the position.   Applicants must be eligible for any required U.S. export authorizations .   Qualifications: Qualifications Minimum Qualifications: Bachelor’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 7+ years of experience or a Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 5+ years of experience in: Programming experience (ex: VHDL, Verilog, C++, Perl, Python or TCL) Preferred Qualifications: Experience with FPGAs Circuit Design / Digital Logic Business principles (sales and marketing) Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Senior OSAT Engineer Applicants are expected to have a solid experience in handling Job related tasks
PLM QA-Test DevOps Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Functional Safety Architect Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Design Verification Engineering Lead/Manager Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP OTC Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Full Chip Timing Modeling and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Firmware User Experience Validation Lead Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Salesforce Developer - Sales & Marketing Cloud Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Performance Power Validation Manager Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer (Test Program Development) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior SOC Physical Design/Power Analysis/RDL Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Writer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks