Senior Staff Logic Design Engineer job opportunity at Altera Corporation.

Home Jobs In India Tag: Job Senior Staff Logic Design Engineer position at Altera Corporation


DatePosted 30+ Days Ago bot
Altera Corporation Senior Staff Logic Design Engineer
Experience: 10-years
Pattern: Remote
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation New Delhi, India (Remote), India
loacation New Delhi, Ind..........India

Job Details: Job Description: Altera, a leader in programmable solutions from cloud to edge, delivers cutting-edge FPGA, CPLD, and IP technologies. We are driving innovation in high-speed connectivity, AI acceleration, and next-generation data infrastructure. Our mission is to empower engineers to design and deploy advanced systems with unmatched flexibility and performance. We are seeking a talented Senior Staff Logic Design Engineer to develop and optimize mixed-signal and high-speed IPs for integration into full-chip designs. Key Responsibilities: 1. Participate in design development tasks throughout the IP development flow. 2. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP. 3. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. 4. Applies various strategies, tools, and methods to write RTL and optimize the logic to quality the design to meet the IP release requirement. 5. Involve in design example creation, simulation example creation, IP integration and release process. 6. Involve in IP design example brings up on hardware, hardware verification and failure debugging. Qualifications: 1. 10+ years experience with Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. 2. Experience in System Verilog, VCS/Synopsys simulators, Lint and Synthesis 3. Experience in programming with C/C++/Perl/Python/TCL/Unix Shell script 4. Experience in FPGA design and programming is a plus. 5. Experience in RTL validation is a plus. 6. Ability to work with different teams, good communication and problem solving skills. Job Type: Regular Shift: Shift 1 (India) Primary Location: New Delhi, India (Remote) Additional Locations: Bengaluru, Karnataka, India Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

RTL Design Lead Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior SOC Physical Design/Power Analysis/RDL Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation and Tool Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Hardware/Software ML Inference IP and Compiler Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Business Development Manager Applicants are expected to have a solid experience in handling Job related tasks
Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle EPM Architect / Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Transformation & Engineering Excellence Applicants are expected to have a solid experience in handling Job related tasks
Quartus Strategic Planner Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Exempt Tech Contract Employee Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent - Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Cloud Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Graduate Intern Applicants are expected to have a solid experience in handling Job related tasks