FPGA Silicon Design Verification Engineer job opportunity at Altera Corporation.

Home Jobs In India Tag: Job FPGA Silicon Design Verification Engineer position at Altera Corporation


DateMore Than 30 Days Ago bot
Altera Corporation FPGA Silicon Design Verification Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description: Altera, an Intel Company, provides leadership programmable solutions that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation.    As a verification engineer you will work closely with design teams to architect effective and efficient testbench and verification strategies to promote effective debug and failure detection; build UVM infrastructure including monitors, drivers, and scoreboards; produce functional coverage and code coverage; monitor dashboards and regressions; analyze root cause; develop constrained random stimulus and shape content to effectively stress the design space; and create test plans to ensure functional correctness. Qualifications: You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.   Minimum Qualifications:   • Bachelor's Degree in Electrical Engineer, Computer Engineering, or related field.   Minimum of 5Y of experience in the following: •         Experience with SystemVerilog. •         Experience with UVM or OVM methodology. •         Experience with scripting perl/Python   Preferred Qualifications:   • Master’s Degree in Electrical Engineer, Computer Engineering, or related field. • Experience with using C/C++ models as golden models to compare with RTL. • Experience with code coverage. • Experience with functional coverage. • Experience with X-propagation. • Experience with multiple RTL simulators. • Experience with regression testing. • Experience creating components that are reusable from block to top. • Experience in Ethernet/PCIE/AXI/DDR protocols is an added advantage. Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Board Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Procure to Pay Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - Network Security Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Director – IP Development Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Design Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Board Farm Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Lead Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Frontend Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Strategic Sales Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks