FPGA Compiler Software Engineer job opportunity at Altera Corporation.

Home Jobs In Canada Tag: Job FPGA Compiler Software Engineer position at Altera Corporation


DateMore Than 30 Days Ago bot
Altera Corporation FPGA Compiler Software Engineer
Experience: 1-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Toronto, Ontario, Canada, Canada
loacation Toronto, Ontar..........Canada

Job Details: Job Description: We are looking for a passionate and energetic software engineer to join the Quartus compiler team at Altera. Altera is a pioneer of programmable logic solutions, enabling system and semiconductor companies to rapidly and cost effectively innovate, differentiate, and win in their markets. Altera combines programmable logic technology with software tools, intellectual property, and customer support to provide high-value programmable solutions to many customers worldwide. In this role, you will be developing the software for Quartus, the tool that programs the current and next generation of FPGA devices. Quartus is used by all FPGA acceleration technologies (including OpenCL, HLS, Intel FPGA AI Suite, etc). As part of the Compiler team, your responsibilities will include, but are not limited to: Developing the software that supports optimized synthesis, placement and routing of the latest and next generation FPGA devices. Making innovative FPGA hardware features accessible via easy-to-use software interfaces. Enhancing tools and infrastructure to allow the Compiler operations to be used in new and innovative ways. Implementing new features in addition to root-causing and fixing the existing ones, while maneuvering your way through a big code base. Cross-functional interactions with various customers (internal and external). Ideal candidates exhibit the following behavioral traits: Excellent problem-solving and debugging skills, as well as attention to detail. Great communication, teamwork, and interpersonal skills Flexible, organized, and proactive. Our compensation is designed to reflect the Canadian labour market. The actual salary offered may vary based on several factors, including the position’s location, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success. ​     Estimated Salary Range: $100K-$115K CAD ​   ​   We use artificial intelligence to screen, assess, or select applicants for the position. ​ This posting is for an existing vacancy. ​ Canadian work experience is not required for this role.   Qualifications: Relevant experience can be obtained through schoolwork, classes and project work, internships, military training, and/or work experience. Minimum Qualifications: BS degree or MS degree in Computer Engineering, Engineering Science, Electrical Engineering, Computer Science or equivalent, with 1+ year of experience or Master’s Degree in related field 3+ years C/C++ programming experience in a Linux/Unix environment Preferred Qualifications: Experience with Verilog, SystemVerilog or VHDL. Experience developing EDA/CAD optimization algorithms for FPGAs or ASICs. Experience with data structure and algorithm design, with a particular focus on graph theory and related algorithms. Experience developing high-performance parallel software systems. Experience working in a modern large scale modular code base. Experience with Altera Quartus or Xilinx Vivado software. Experience with scripting languages, particularly Python, Perl or TCL. Job Type: Regular Shift: Shift 1 (Canada) Primary Location: Toronto, Ontario, Canada Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Board Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Procure to Pay Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - Network Security Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Director – IP Development Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Design Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Board Farm Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Lead Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Frontend Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Strategic Sales Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks