Analog Layout Design Engineer job opportunity at Altera Corporation.

Home Jobs In Malaysia Tag: Job Analog Layout Design Engineer position at Altera Corporation


DatePosted 30+ Days Ago bot
Altera Corporation Analog Layout Design Engineer
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Penang 15, Penang, Malaysia, Malaysia
loacation Penang 15, Pen..........Malaysia

Job Details: Job Description: About the Role We are seeking a highly skilled Analog Layout Design Engineer to join our dynamic team. The successful candidate will be responsible for leading the FPGA physical design and layout of complex digital, analog and mixed-signal integrated circuits (ICs), ensuring optimal performance, reliability, and manufacturability. Key Responsibilities Lead and execute layout design of digital. analog and mixed-signal circuit. Collaborate closely with circuit designers to understand requirements, constraints, and performance targets. Plan and manage layout schedules, resources, and deliverables, ensuring timely completion of projects. Perform floorplanning, placement, and routing while optimizing for area, performance, and manufacturability. Conduct thorough physical verification such as DRC, LVS, ERC including RV. Drive design reviews and provide technical mentorship to junior layout engineers. Interface with foundry partners to ensure compliance with process design rules and manufacturing best practices. Document design methodology and maintain layout guidelines for future projects. Qualifications: Qualifications Bachelor’s or Master’s degree in Electrical Engineering, Microelectronics, or related field. 8+ years of experience in analog/mixed-signal IC layout design. Expert proficiency with industry-standard EDA tools (e.g., Cadence Virtuoso, Mentor Graphics). Deep understanding of analog circuit topologies and their layout sensitivities (matching, parasitics, noise, shielding, etc.). Strong problem-solving skills and attention to detail. Excellent communication skills and ability to work collaboratively in a cross-functional environment. Experience mentoring and leading layout teams is a plus. Job Type: Regular Shift: Shift 1 (Malaysia) Primary Location: Penang 15, Penang, Malaysia Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

RTL Design Lead Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior SOC Physical Design/Power Analysis/RDL Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation and Tool Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Hardware/Software ML Inference IP and Compiler Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Business Development Manager Applicants are expected to have a solid experience in handling Job related tasks
Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle EPM Architect / Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Transformation & Engineering Excellence Applicants are expected to have a solid experience in handling Job related tasks
Quartus Strategic Planner Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Exempt Tech Contract Employee Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent - Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Cloud Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Graduate Intern Applicants are expected to have a solid experience in handling Job related tasks