Custom Design Methodology and Automation Engineer job opportunity at Altera Corporation.

Home Jobs In Malaysia Tag: Job Custom Design Methodology and Automation Engineer position at Altera Corporation


DateMore Than 30 Days Ago bot
Altera Corporation Custom Design Methodology and Automation Engineer
Experience: 12-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Penang 15, Penang, Malaysia, Malaysia
loacation Penang 15, Pen..........Malaysia

Job Details: Job Description: We are seeking a highly motivated   Custom Design Methodology and Automation Engineer   to develop, enhance, and maintain tools, flows, and methodologies that enable efficient and robust integrated circuit (IC) design.    This role involves close collaboration with design, technology, and CAD teams to ensure scalable, automated solutions that improve productivity and design quality across multiple technology nodes.   If you are experienced with the key   responsibilities   and have most of the qualifications below, we'd love to talk to you.         Key Responsibilities:   Tool Development, Flow and Methodology:   Design and implement custom EDA tools, and scripts to automate repetitive tasks and optimize design workflows in custom construction from netlist to physical release. Define, document, and maintain design flows from netlist to physical.   Ensure methodologies are aligned with industry best practices and internal design requirements.   Integration and Support:   PDK setup working directly with foundries.    Integrate third-party EDA tools into internal flows and validate interoperability.   Provide technical support and training to design teams on tools and methodologies.   Enable users with automation to simplify design migration between technology nodes.   ​ Continuous Improvement:   Monitor emerging technologies and propose improvements to existing flows, collaborating with design teams and peers to   provide   the best solutions.   Drive automation initiatives to reduce cycle time and improve design efficiency.   Utilize AI and ML technologies for higher productivities and tool efficiencies   Qualifications: Education:   Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.   ​ Technical Skills:   Experienced Cadence Virtuoso user or enabler of custom   construction   capabilities for advanced technology nodes (10nm and below).   Strong programming skills in   SKILL,   Python ,   Tcl , or similar scripting languages.   Familiarity with EDA tools for layout design, custom simulation, STA, RCXT, and Physical Verification (e.g., Synopsys, Cadence, Mentor).   Knowledge of IC design fundamentals:   netlisting , design migration, dummy/fill generation, physical design, timing closure and sign-off.   HV implementation knowledge in custom design is an advantage.   Soft Skills:   Excellent problem-solving and analytical skills.   Strong communication and collaboration abilities.   Ability to work in a fast-paced, dynamic environment.   ​ Preferred:   4-12   years experience   in IC design.   Experience with version control systems (Git, Perforce, ICM).   Knowledge of cloud-based design environments and parallel computing.   Able to   optimise   usage of AI/ML in everyday activity.   Job Type: Regular Shift: Shift 1 (Malaysia) Primary Location: Penang 15, Penang, Malaysia Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Board Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Procure to Pay Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - Network Security Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Director – IP Development Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Design Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Board Farm Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Lead Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Frontend Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Strategic Sales Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks