Post Silicon FW and System Validation Engineer job opportunity at Altera Corporation.



DatePosted 30+ Days Ago bot
Altera Corporation Post Silicon FW and System Validation Engineer
Experience: 2-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Jerusalem, Israel, Israel
loacation Jerusalem, Isr..........Israel

Job Details: Job Description: Altera, a leader in programmable solutions from cloud to edge, delivers cutting-edge FPGA, CPLD, and IP technologies. Altera is driving innovation in high-speed connectivity, AI acceleration, and next-generation data infrastructure We are seeking a highly skilled professional to enable, develop, and validate FW and system for Altera high end mixed signal IP. This role involves: communication protocols: Ability to quickly learn communication protocols. Hardware and Software Techniques :  Applying various hardware and software tools and techniques to ensure functional coverage and debug issues. Silicon Debugging:  Debugging and resolving silicon bring-up issues, documenting solutions, and troubleshooting from prototype to production. Firmware Development:  Developing System level programming and firmware closely coupled to FPGA silicon, IP, and boards. Problem Solving:   Demonstrating strong problem-solving skills to c ontribute to the development and implementation of innovative solutions to enhance validation and debugging processes . Collaboration:   Work closely with cross-functional teams like architecture, design, software, and tools teams to ensure seamless integration of validation and debugging tools. Qualifications: Education:  Bachelor’s degree in computer science engineering or equivalent. Experience:   2+ years of relevant experience. Programming Skills:   Proficiency in Python (must) Hardware-Software Debug:   Hands-on experience in hardware and software debugging. Design Principles:   Solid understanding of design principles and data structures. Analytical Skills:   Strong analytical and problem-solving skills. Team Collaboration:   Ability to work effectively in team environment. Communication:   Excellent communication and interpersonal skills. Job Type: Regular Shift: Shift 1 (Israel) Primary Location: Jerusalem, Israel Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer (Test Program Development) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Engineering for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - IT Financial Systems Applicants are expected to have a solid experience in handling Job related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Debug and Validation Tools Lead Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Hardware SOC Functional Safety Engineer (FSE) Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Full Chip Timing Modeling and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks