Principal FPGA Compiler Software Engineer job opportunity at Altera Corporation.

Home Jobs In United States Of America Tag: Job Principal FPGA Compiler Software Engineer position at Altera Corporation


DateMore Than 30 Days Ago bot
Altera Corporation Principal FPGA Compiler Software Engineer
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America

Job Details: Job Description: Become a member of our world-class software research and development team!  Altera® develops innovative programmable logic technologies that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities.  Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation for many customers worldwide. You will be architecting and developing leading-edge software innovations for Quartus, the tool that optimizes our FPGA devices, within a research-oriented team. Quartus is used by all FPGA acceleration technologies (including High Level Synthesis, FPGA AI Suite, DSP Builder, etc.). The Quartus Router and Retimer optimization engines are key to unlocking high performance, area and power efficiency for our customer's design applications. As part of the Quartus Router and Retimer team, your role will include: Leading research & development efforts to explore novel optimization algorithms for our FPGA CAD software tools, including global and detailed routing as well as state of the art retiming for our Hyperflex routing architecture Developing and optimizing the software to drive performance improvements by leveraging innovative FPGA hardware features Owning various modules of the Routing and Retiming engine from device modeling to timing closure to runtime Ideal candidates exhibit the following behavioral traits: Intellectual curiosity and a passion for exploring new technology Excellent problem-solving, debugging, and attention to detail Great communication, teamwork, and interpersonal skills Salary Range     The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences , trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.    $ 178.9K - $ 259.0K USD     We use artificial intelligence to screen, assess, or select applicants for the position.   Qualifications: Minimum Requirements: Degree in Electrical Engineering, Computer Engineering, Computer Science or related field MS + 15 years of industry software experience, or PhD + 10 years of industry software experience Desired/Preferred Skills: Significant experience coding & hands-on development of high performance multi-core software systems Extensive experience as an architect/technical lead for developing EDA/CAD routing algorithms for FPGAs Proven leadership skills for collaborative cross functional projects Experience with Altera® Quartus or AMD Vivado software Experience with graph theory and network based optimizations including pathfinding and combinatorial optimizations Experience with applying machine learning techniques to EDA software Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Senior OSAT Engineer Applicants are expected to have a solid experience in handling Job related tasks
PLM QA-Test DevOps Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Functional Safety Architect Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Design Verification Engineering Lead/Manager Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP OTC Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Full Chip Timing Modeling and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Firmware User Experience Validation Lead Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Salesforce Developer - Sales & Marketing Cloud Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Performance Power Validation Manager Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer (Test Program Development) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior SOC Physical Design/Power Analysis/RDL Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Writer Applicants are expected to have a solid experience in handling Job related tasks
Senior FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks