FPGA Silicon Design Verification Engineer job opportunity at Altera Corporation.

Home Jobs In India Tag: Job FPGA Silicon Design Verification Engineer position at Altera Corporation


DateMore Than 30 Days Ago bot
Altera Corporation FPGA Silicon Design Verification Engineer
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description: Performs functional logic verification of an FPGA to ensure design will meet specification requirements. Develops FPGA verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. May also collaborate with systems and software engineers to support integration testing of the FPGA. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Maintains and improves existing functional verification infrastructure and methodology. Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications. Performs functional logic verification of an integrated SoC to ensure design will meet specifications. Defines and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications.  Executes verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs.  Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests. Run IO  PHY tests  with AMS (Digital/Analog Mixed Signal Simulation). Collaborates and communicates with Architects, micro architects, full chip architects, RTL developers, post-silicon, and physical design teams to improve verification of complex architectural and microarchitectural features.  Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage. Qualifications Candidate should have a BS, MS or PhD in Electrical or Computer Science Engineering or related field with 8+ years of technical experience. Related technical experience should be in/with: Pre Silicon Validation/Verification. JESD 79-5 DDR5, JESD209-5 LPDDR5, JESD 209-4 LPDDR4, DDR PHY Interface (DFI 5.1) Tessent SSN scan OVM/UVM, System Verilog, constrained random verification methodologies. Qualifications: Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Board Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Procure to Pay Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - Network Security Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Director – IP Development Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Design Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Board Farm Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Lead Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Frontend Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Strategic Sales Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Custom Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks