Senior Principal Design Verification Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Principal Design Verification Engineer position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Senior Principal Design Verification Engineer
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell Custom Solutions develops cutting-edge solutions for large AI, cloud data center, and telecom customers. The SoCs encompass best-in-class performance, advanced die-to-die and packaging technology, and optimized low-power techniques. As part of the Marvell Data Center Design Verification Team, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use highly advanced technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major hyperscaler company or telecom organization, etc. What You Can Expect Architect and implement simulation test bench in UVM. Develop and execute test-plans for verifying correctness and performance of the design. Own and debug failures in simulation to root-cause problems  Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes. What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 15+ years of related professional experience. OR Master’s degree in Computer Science, Electrical Engineering or related fields with 10-12 years of experience. OR PhD in Computer Science, Electrical Engineering or related fields with 8-10 years of experience. Strong background in SoC verification and test bench development using UVM, System Verilog, C/C++, and DPI. Strong verification skills, understanding of methodology (object oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations, data structure). Must have effective interpersonal and teamwork skills. Participate in problem solving and quality improvement activities. Demonstrate initiative and a bias for thoughtful action. Grounded, detail-oriented, always backs up ideas with facts. Must have the ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets. Expected Base Pay Range (USD) 168,920 - 253,000, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SA1

Other Ai Matches

Senior Substrate Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Analog Mixed-Signal Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Line Management - CPO Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Sr. Executive Compensation Consultant Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Principal Applications Engineering - Network Validation Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Senior/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Senior Staff Thermal / Mechanical Test Operations Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Field Application Engineer - Connectivity Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Senior Staff Embedded Firmware Engineer PHY IP / SerDes IP / PCIe Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Assistant General Counsel Applicants are expected to have a solid experience in handling Assistant General Counsel related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Flow/AI Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Application Engineer – SoC Embedded Systems (validation, characterization, and customer deployment support) Applicants are expected to have a solid experience in handling characterization, and customer deployment support) related tasks
Senior Principal Engineer, Reliability Applicants are expected to have a solid experience in handling Reliability related tasks
Design Verification Engineer, Senior Principal Applicants are expected to have a solid experience in handling Senior Principal related tasks