Pricipal System Engineer/PCB Design - CPU/SoC Devices job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Pricipal System Engineer/PCB Design - CPU/SoC Devices position at Marvell Technology, Inc.


DatePosted Today bot
Marvell Technology, Inc. Pricipal System Engineer/PCB Design - CPU/SoC Devices
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As a Hardware Design Principal Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Storage, Security, and Networking. You’ll be part of the printed circuit board (PCB) engineering team designing boards for many different groups at Marvell. Additionally, Marvell is designing more complex chips and boards than our competitors, for higher speeds than anyone else. We’re on the leading edge of this technology and you’ll love being a part of this. What You Can Expect Engage with multiple functional team from the beginning of a ASIC project to define requirements and information for evaluation board design, architecture, etc. What We're Looking For Seeking a self-motivated and team-oriented System and PCB design engineer to design complex CPU/SoC based reference products. The candidate will work with chip designers, and hardware/software engineers to design, bring-up, test and debug issues in reference products.  The candidate will also be involved in creating design documents captured in the process of producing reference products to facilitate and support internal and external customer designs based on the state-of-the-art Marvell CPUs/SoCs and other devices. The candidate will have excellent knowledge of the multi-core CPUs, DDR4/5 memory technologies, serdes interfaces including PCIe Gen3/4/5, and 25G/100G/200G Ethernet. The candidate will also have a reasonable SI and PI simulation experience involving high speed serdes (including PAM-4), DDR4/5, and high-current power delivery networks. Hands-on experience in using lab equipment for measurements and analysis along with good debugging skills are strongly preferable. A summary of the necessary background and experiences are: BSEE/MSEE (MSEE preferred), 10+ years of experience in designing high speed, and high-density PCBs with processors, microcontrollers, Ethernet switches, along with power supply designs, Can do attitude and a committed team player, Pays special attention to details and strives for “doing it right the first time”, Demonstrates excellent verbal and written communication skills, Enjoys learning and is self-committed to mastering latest and emerging technologies (including 200G Ethernet and beyond, PCIe Gen5, DDR5, 5G related, etc.), Has the ability to distill the basics of the latest technologies and applies them for reviewing, clarifying, guiding, and debugging designs from external and internal customers, Experienced in good SI/PI simulation and analysis using related tools, Hands-on experience in using various lab equipment for measurements and debugging. Expected Base Pay Range (USD) 150,680 - 225,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AP1

Other Ai Matches

Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Mixed-Signal Design - Optical Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Engineer -PCIe post silicon bring up, function validations, protocol Applicants are expected to have a solid experience in handling function validations, protocol related tasks
Senior Principal Engineer - Networking/Switching Silicon Semiconductor AI Infrastructure Embedded Firmware Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Global Mobility & Immigration Specialist Applicants are expected to have a solid experience in handling Job related tasks
Technical Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Director Product Security Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Line Management - CPO Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Engineer - SI/PI Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Staff to Senior Staff Engineer, DFT Applicants are expected to have a solid experience in handling DFT related tasks
AI Developer Platforms (Security) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Memory Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Physical Verification CAD engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware Engineer - high-speed interconnects /custom silicon/ASIC design / microcontroller architectures / Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
Distinguished Engineer, Verification Applicants are expected to have a solid experience in handling Verification related tasks