Principal Engineer, Verification job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Verification Principal Engineer, Verification position at Marvell Technology, Inc.


DatePosted Today bot
Marvell Technology, Inc. Principal Engineer, Verification
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Verification

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc. What You Can Expect Architect and implement simulation test bench in UVM. Develop and execute test-plans for verifying correctness and performance of the design. Own and debug failures in simulation to root-cause problems  Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes. What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 7+ years of related professional experience. Or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 4+ years of experience. Strong background in SOC verification and test bench development using UVM, System Verilog, C/C++, and DPI. Strong verification skills, understanding of methodology (object-oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations, data structure). Other Skills: Must have effective interpersonal and teamwork skills. Participate in problem solving and quality improvement activities. Demonstrate initiative and a bias for thoughtful action. Grounded, detail-oriented, always backs up ideas with facts. Must have the ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets. Expected Base Pay Range (USD) 158,600 - 237,600, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SA1

Other Ai Matches

Staff Analog Mixed-Signal Design - Optical Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Product Security - SW/HW/Encryption/Authentication/Audits/Threat Modeling Applicants are expected to have a solid experience in handling Product Security - SW/HW/Encryption/Authentication/Audits/Threat Modeling related tasks
Staff DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Logic design Eng Applicants are expected to have a solid experience in handling Job related tasks
senior staff signal/power integrity engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Staff to Senior Staff Engineer Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Hardware & Silicon Validation Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Memory Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
SerDes Validation Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware Engineer - high-speed interconnects /custom silicon/ASIC design / microcontroller architectures / Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Senior Principal Data Architect Applicants are expected to have a solid experience in handling Job related tasks
Principal Test Engineer (Optical Module) Applicants are expected to have a solid experience in handling Job related tasks