Senior Principal Technical Program Manager - Supporting Cross Functional System Design Programs job opportunity at Marvell Technology, Inc..



DatePosted 2 Days Ago bot
Marvell Technology, Inc. Senior Principal Technical Program Manager - Supporting Cross Functional System Design Programs
Experience: 15-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell is seeking a seasoned Senior Principal Technical Program Manager to lead the delivery of next generation semiconductor solutions built on industry leading process technologies. This role drives execution across highly complex, cross functional programs addressing some of the most demanding challenges in AI, wired and wireless communications, and critical infrastructure markets. As part of the Custom Silicon Engineering Program Management team, you will lead end to end program execution for complex silicon design initiatives, with a strong focus on design engineering delivery and business outcomes. This role partners closely with cross functional engineering, product, and operations teams to drive the development of silicon based subsystems that are foundational to multiple Business Unit programs. You will operate in a highly visible environment, providing program leadership, risk management, and execution transparency while engaging regularly with senior executives and technical leaders to ensure alignment on priorities, schedules, and strategic objectives. What You Can Expect Lead design engineering program management of subsystems to be incorporated into custom solutions for hyper-scale cloud data center customers Own end‑to‑end program delivery, including initiation, strategic planning, and execution of complex silicon subsystem design programs Collaborate with cross-functional teams to define product requirements, plan overall validation strategies, and ensure customer support Drive functional teams in debug and issue resolution Monitor and control project execution to maintain a healthy balance of schedule, quality, and cost against the plan of record Communicate effectively with engineering, management, and executive stakeholders Proactively identify risks, develop mitigation strategies, and escalate issues as needed to drive resolution What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering, or related field (Master’s or PhD a plus) Significant industry experience, preferred 15+ years (10+ with a Master’s, 8+ with a PhD) 5+ years of Project Management / Program management experience in the semiconductor industry Hands on digital design experience is required Exceptional leadership, time management, and organizational skills Excellent written and verbal communication skills Strong risk identification, analysis, and problem-solving abilities Proven ability to make strategic decisions that meet both internal objectives and customer requirements Demonstrated ability to program manage multiple concurrent development efforts, driving the successful delivery of silicon subsystems into highly complex, integrated products. Expected Base Pay Range (USD) 173,280 - 259,600, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AP1

Other Ai Matches

Firmware Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Executive Assistant Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design For Test Applicants are expected to have a solid experience in handling Design For Test related tasks
Sr Procure-to-Pay Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Associate Workplace Specialist, Multi-Site Applicants are expected to have a solid experience in handling Multi-Site related tasks
Pricipal System Engineer/PCB Design - CPU/SoC Devices Applicants are expected to have a solid experience in handling Job related tasks
Design Verification - Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
DSP Architect Applicants are expected to have a solid experience in handling Job related tasks
Director of AMS Design Engineering Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Data Architect Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Principal Engineer, System Design and Validation Applicants are expected to have a solid experience in handling System Design and Validation related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Product Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks