Principal Product Engineer job opportunity at Marvell Technology, Inc..



DatePosted 3 Days Ago bot
Marvell Technology, Inc. Principal Product Engineer
Experience: 10-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Become empowered as a key decision-maker for Marvell’s portfolio of Ethernet and AI Networking products from New Production Introduction (NPI) to Mass Production Release (MPR). You will part of a dynamic product engineering team working on most advanced wafer fab and package technologies for Server & Network Processor and PAM4 DSP for 200G/400G/800G intra-datacenter links. At Marvell Technology, we are shaping the future of data infrastructure with silicon solutions that move, store, process, and secure the world’s data. Our Cloud Data Center Group is at the forefront of enabling ultra-high-speed data transfer and cloud connectivity for the world’s leading hyperscalers. What You Can Expect As a Principal Product Engineer within the Networking & Connectivity team, you are recognized as a technical leader in Ethernet and Automotive products. You are not simply assigned products to manage – you own them by leading and supporting the full end-to-end lifecycle. Own new product introduction (NPI) deliverables including product characterization, test operation, qualification, yield ramp, and manufacturability Propose and execute product cost and quality improvements Partner with design, DFT/DFM, process, package, and test teams to optimize product performance, quality, and cost across multiple test insertions (Wafer Sort, Final Test, SLT) Align cross-functional engineering teams to full-closure solutions, plan and drive strategic initiatives to enhance new product development methodology Prepare and present summary for regular update with cross-functional and executive team What We're Looking For Deep understanding of end-to-end product lifecycle and strategic cost management Hands-on experience with ATE platforms (e.g., Advantest 93K, Teradyne) and System Level Test (SLT) to perform silicon debug, root cause analysis, and corrective actions Solid foundation in applied statistics for product characterization and quality improvement Familiarity with data analytics tools such as JMP and SiliconDash Strong schedule management and optimization skills (interest in process automation is a plus) Solid background in test methodology, silicon process, package, and DFT/DFM Ability to lead cross-functional initiatives, work independently, and manage complex problem solving Strong skill in transforming complex data analytics into high-level presentations Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10+ years of related professional experience. Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5+ years of experience. Expected Base Pay Range (USD) 136,880 - 205,000, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SA1

Other Ai Matches

Staff Engineer, Application Engineering Applicants are expected to have a solid experience in handling Application Engineering related tasks
Senior Staff RTL Design /Verification Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
DSP Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Design Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering Program Manager -silicon product and IP development PM Applicants are expected to have a solid experience in handling Job related tasks
Package Signal and Power Integrity Simulations Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Physical Design Manager Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Product Engineering Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Staff System & Modeling Engineer – Wireline Communications Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Advanced Photonic IC Development Applicants are expected to have a solid experience in handling Advanced Photonic IC Development related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Quality Systems Engineer Intern - Bachelors Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Executive IT Support Staff Professional Applicants are expected to have a solid experience in handling Job related tasks
Principal Embedded Firmware Software Engineer - Networking PAM4 DSP/data center/AI connectivity Applicants are expected to have a solid experience in handling Job related tasks