Staff Engineer, Analog IC Design job opportunity at Marvell Technology, Inc..

Home Jobs In Canada Tag: Analog IC Design Staff Engineer, Analog IC Design position at Marvell Technology, Inc.


DatePosted 4 Days Ago bot
Marvell Technology, Inc. Staff Engineer, Analog IC Design
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Analog IC Design

Copy Link Report
degreeOND
loacation Toronto, Canada, Canada
loacation Toronto, Canad..........Canada

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  This is an existing vacancy. Your Team, Your Impact As an Analog IC Design Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Data Center, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects. What You Can Expect Job Responsibilities The candidate will be leading the high-speed and high performance SerDes development in advanced technology nodes, 5nm, 3nm and beyond. Design IP that includes but not limited to 112G/56G PAM4; 32G PAM2; DDR; Die-to-Die High Speed Interconnect; System PLL Ips, Bandgap, IVREF and others analog circuitry Provide the instructions to the layout engineers. Working with the AE for the IP characterization and validation plan. Supporting IP Lab characterization and debugging. Product and customer supporting. What We're Looking For Bachelor’s degree in Electrical Engineering and 8+ years of related professional experience, Master’s degree with 3+ years of experience or PHD. Experience in high speed analog mixed signal design in 5nm and below for TSMC process. PAM4, 56G or 112G SerDes Design experience highly desired Experience in DDR, D2D, highly desired. Expected Base Pay Range (CAD) 110,400 - 147,200, $ per annum Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. Marvell may employ artificial intelligence technologies to assist in the evaluation of job applications. All application reviews include meaningful human involvement, and no hiring decisions are made solely on the basis of automated processing. #LI-TD1

Other Ai Matches

Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
Photonic Systems Characterization Intern - PhD Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Senior Principal Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer - Senior Principal Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Failure Analysis Senior Staff Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Silicon Photonics Packaging Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Security Compliance Engineer (FIPS, Crypto, Common Criteria, OCP-SAFE, C) Applicants are expected to have a solid experience in handling Crypto, Common Criteria, OCP-SAFE, C) related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Development Engineer (ARM, RISC, Crypto, HSM) Applicants are expected to have a solid experience in handling RISC, Crypto, HSM) related tasks
Principal Engineer, Hardware & Silicon Validation Applicants are expected to have a solid experience in handling Hardware & Silicon Validation related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineer Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Director, Agentic AI Solutions and Ops Applicants are expected to have a solid experience in handling Agentic AI Solutions and Ops related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Senior Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Senior Staff related tasks
ASIC Design Engineer: DFT-IP Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manufacturing Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Product Marketing Enterprise Switching Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Applicants are expected to have a solid experience in handling Job related tasks