Senior Staff ASIC Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Canada Tag: Job Senior Staff ASIC Design Engineer position at Marvell Technology, Inc.


DatePosted 5 Days Ago bot
Marvell Technology, Inc. Senior Staff ASIC Design Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Ottawa, Canada, Canada
loacation Ottawa, Canada....Canada

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  This is an existing vacancy. Your Team, Your Impact At Marvell’s Custom Compute Solutions business unit (CCSBU), we develop and design the processors that move, process and secure the world's data. We are looking to add talented people to our design, verification, and customer support teams - working on all facets of designs for our leading 3nm SOC’s targeting 5G infrastructure, data center, borderless enterprise, and automotive applications. As a member of the Ethernet Security Team, you will be directly involved in the design and/or verification of world-leading high-performance Ethernet and data path cryptography solutions for major customers. You will be working alongside experienced engineers and interacting with architects, design, verification, and physical design engineers towards common team milestones and supporting current and future customers. If you are highly inquisitive, self-driven, passionate, and willing to push the boundaries of current technology, considering applying for this opportunity to join our world-class team. What You Can Expect Work with Marvell engineers on the design of an IP, subsystem, or SOC Interact with internal and external customers providing front-line support Write clear and concise technical specifications to document the behaviour of a design block or subsystem, or write appropriate test plans Design RTL code in verilog Assist with RTL lint, block level assertions, code coverage closure, CDC, synthesis and timing closure. Able to debug complex design issues using best practices Help to write scripts as required Write functional coverage items as required to verify a block or subsystem Help monitor regressions and triage failures Collaborate with cross-functional teams consisting of architects, designers, verification, physical design, and software/firmware engineers. Strong customer focus with demonstrated attention to quality What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5+ years of related professional experience. OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3+ years of experience. Knowledge of semiconductor ASIC design methodologies and flows Working knowledge of Verilog/System Verilog Working experience with digital logic and computer architecture Knowledge of Ethernet and datapath cryptographic algorithms is an asset Demonstrates good analysis, problem-solving, and critical thinking skills Must have effective interpersonal, teamwork, and communication skills Willing to work in ASIC design or customer support roles. Expected Base Pay Range (CAD) 118,700 - 158,300, $ per annum Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. Marvell may employ artificial intelligence technologies to assist in the evaluation of job applications. All application reviews include meaningful human involvement, and no hiring decisions are made solely on the basis of automated processing. #LI-TM1

Other Ai Matches

Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Mixed-Signal Design - Optical Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Engineer -PCIe post silicon bring up, function validations, protocol Applicants are expected to have a solid experience in handling function validations, protocol related tasks
Senior Principal Engineer - Networking/Switching Silicon Semiconductor AI Infrastructure Embedded Firmware Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Global Mobility & Immigration Specialist Applicants are expected to have a solid experience in handling Job related tasks
Technical Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Director Product Security Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Line Management - CPO Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Engineer - SI/PI Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Staff to Senior Staff Engineer, DFT Applicants are expected to have a solid experience in handling DFT related tasks
AI Developer Platforms (Security) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Memory Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Physical Verification CAD engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware Engineer - high-speed interconnects /custom silicon/ASIC design / microcontroller architectures / Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
Distinguished Engineer, Verification Applicants are expected to have a solid experience in handling Verification related tasks