Firmware Engineer -PCIe post silicon bring up, function validations, protocol job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: function validations, protocol Firmware Engineer -PCIe post silicon bring up, function validations, protocol position at Marvell Technology, Inc.


DatePosted 5 Days Ago bot
Marvell Technology, Inc. Firmware Engineer -PCIe post silicon bring up, function validations, protocol
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

function validations, protocol

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell is a leading provider of High speed inter-connect technologies, leading edge transceivers, highly efficient analog designs, providing complete solutions including Serdes, re-timer, product firmware, software and reference designs. The technologies have been utilized in Marvell connectivity system solutions products, data center, servers, cloud, and enterprise systems. What You Can Expect Bachelor's degree with 1-3 years experience or Master’s degree in Electrical Engineering, Computer Engineering, or a similar field of study. Completed specialized coursework in computer architecture, signal processing, data structure and operating systems. Working experience with Linux and Windows OS and cross platform compatibility. Knowledge of computer system, ethernet protocol, physical device and DSP is a plus. Must be willing to work in a multi-tasking, fast paced, team-oriented working environment. Must have good C/C++/Python program skill. Able to write easy to understand modularized and structured code that’s maintainable and reusable. Excellent problem-solving skills. What We're Looking For To be successful in this role, you must: - Have a Bachelor’s or Master’s in Electrical or Computer Engineering. - Have a working knowledge of Python and C. - Need a fundamental understanding of firmware and software architecture. - Conduct PCIe post silicon bring up, function validations. - Implement automation script for DUT and test equipment including traffic generator, PCIe protocol exerciser and analyzer, scope, temperature chamber, etc. - Support and resolve customer reported issues. - Be collaborative with cross functional teams. Expected Base Pay Range (USD) 94,160 - 141,000, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AP1

Other Ai Matches

Sr. Staff Global Mobility & Immigration Specialist Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Memory Architect Applicants are expected to have a solid experience in handling Job related tasks
Windows Device Driver Developer ( C, Kernel Programming, Storage protocols ) Applicants are expected to have a solid experience in handling Kernel Programming, Storage protocols ) related tasks
Senior Staff ASIC Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Principal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Senior Staff Hardware Engineer – Board Design / Package Design Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Associate Workplace Specialist, Multi-Site Applicants are expected to have a solid experience in handling Multi-Site related tasks
Senior Principal Software Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Sr. Staff Engineer, Hardware Design Applicants are expected to have a solid experience in handling Hardware Design related tasks
Engineering Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification/Design Intern - Bachelor's Degree (Fall 2026) Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Design Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer Physical Design Applicants are expected to have a solid experience in handling Job related tasks
PCIe/CXL Design Engineer (Principle) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Package Yield and Data Engineer Applicants are expected to have a solid experience in handling Job related tasks