Senior Staff ASIC Product Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Staff ASIC Product Engineer position at Marvell Technology, Inc.


DatePosted 9 Days Ago bot
Marvell Technology, Inc. Senior Staff ASIC Product Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell is looking for an extremely motivated, talented Senior Staff ASIC Product Engineer. You will become part of a dynamic product engineering team working on the most advanced semiconductor technologies. Working at Marvell is exciting with a lot of growth potential within the company. You will work closely with ASIC Design, Applications and Test Engineering teams to design, develop, debug and maintain product test solutions for our industry leading large and complex ASIC products. What You Can Expect As a Senior Staff ASIC Product Engineer, you will work closely with design, process, DFM/DFT, and test teams.  Lead debug and characterization of new ASIC product test and IP’s.    Help develop test strategies and plans for the most advanced ASICs in the world.   Develop creative solutions by looking at volume data, analyzing trends, and test lab experimentation to solve challenging yield and test problems seen on the production floor.   Lead optimization and continuous improvement efforts on the production test screen specification.  Balance business requirements to meet yield, quality, test time, and DPPM expectations.      Help and support RMA testing, customer facing teams, and quality and reliability t eams during customer escalations to understand the issue and fix gaps identified in coverage.   Define yield and manufacturing specifications for various test insertions (Wafer Sort, Final Test and System level Test).   Play a lead role in test flow optimization and test time reduction.  Work with design and DFT/DFM groups to define and enhance yield and test methodologies.   Play a key role in new product qualification before volume production as well as new package/fab qualifications.   What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience. Good background in ATE testing on Advantest Ultraflex systems , test methodology development, DFT/DFM, and high-speed digital testing experience required.   Mixed Signal testing is a strong plus.   Excellent problem solving, teamwork, communication and collaboration skills.   Has an inherent sense of urgency and accountability.   Extensive data analysis experience and skills.    Expected Base Pay Range (USD) 118,010 - 176,800, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SA1

Other Ai Matches

Principal Static Timing Analysis (STA) Engineer – SoC Design Applicants are expected to have a solid experience in handling Job related tasks
Principal Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Package Layout Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Marketing Technology Solutions Lead Applicants are expected to have a solid experience in handling Job related tasks
Technical Lead, Design Verification (Sr. Principal Engineer) Applicants are expected to have a solid experience in handling Design Verification (Sr. Principal Engineer) related tasks
Senior Staff Engineer Analog Mixed-Signal Design - Optical Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal AI Systems Engineer – Analog Design Applicants are expected to have a solid experience in handling Job related tasks
Principal Hardware System Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager, AMS Layout Applicants are expected to have a solid experience in handling AMS Layout related tasks
SerDes Validation Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks