Sr Analog Mixed-Signal Layout Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Canada Tag: Job Sr Analog Mixed-Signal Layout Design Engineer position at Marvell Technology, Inc.


DatePosted 10 Days Ago bot
Marvell Technology, Inc. Sr Analog Mixed-Signal Layout Design Engineer
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Toronto, Canada, Canada
loacation Toronto, Canad..........Canada

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  This is an existing vacancy. Your Team, Your Impact We are building next-generation 50G/100G optical link solutions for data-centric computing, leveraging advanced silicon photonics integrated with cutting-edge CMOS electronics. We're looking for a highly skilled AMS Layout Design Engineer to implement high-speed analog and mixed-signal circuits for our photonic transceivers and electronic ICs (EICs). You’ll work closely with our Analog and Mixed Signal (AMS) team to deliver scalable, low-power, high-performance EICs in leading edge technology processes for optical compute and interconnects. What You Can Expect Design the physical layout of high-speed SERDES circuits in FinFET technologies (7nm and below), including TX, RX, PLL, CDR, and equalization blocks. Own and drive the floor planning, transistor-level layout, and full custom mask design of analog, mixed-signal, and high-speed digital blocks. Collaborate closely with circuit design teams to understand schematic requirements, optimize layout for performance, area, and power, and ensure first-pass silicon success. Perform advanced layout techniques for signal integrity, device matching, and low-noise design in high-speed and high-density environments. Execute parasitic extraction (PEX) and work with circuit designers for layout-versus-schematic (LVS), DRC closure, and post-layout simulation and optimization. Apply strong understanding of ESD, latch-up, and reliability considerations to layout design practices. Maintain schedule ownership of layout milestones, working with program managers and stakeholders to meet aggressive project timelines. Utilize industry-standard EDA tools (Cadence Virtuoso) and scripting (Skill, Python, etc.) to automate and optimize layout tasks and verification flows. What We're Looking For Requires BS/MS in EE/ECE or related disciplines 1-3 years of experience in AMS Layout Design Hands-on Layout Experience in high-speed SERDES architectures Hand-on Layout Experience in Advanced FinFET technology nodes You should be highly skilled in the following areas: Cadence Virtuoso and SKILL AMS Layout Verification flows (DRC, LVS, EMIR) and chip assembly techniques Working closely with AMS Design Engineers to ensure the intent of design is built in Layout Excellent communication skills are necessary to work with multiple domain experts, such as digital/VLSI, Photonics, and packaging. Expected Base Pay Range (CAD) 89,000 - 118,700, $ per annum Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. Marvell may employ artificial intelligence technologies to assist in the evaluation of job applications. All application reviews include meaningful human involvement, and no hiring decisions are made solely on the basis of automated processing. #LI-AR3

Other Ai Matches

Software Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Security Applicants are expected to have a solid experience in handling Job related tasks
Director of Product Marketing Applicants are expected to have a solid experience in handling Job related tasks
Technical Lead, IC Design Applicants are expected to have a solid experience in handling IC Design related tasks
Senior Staff RTL Design /Verification Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Product Engineering Applicants are expected to have a solid experience in handling Job related tasks
RTL IP Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Application Engineer – SoC Embedded Systems (validation, characterization, and customer deployment support) Applicants are expected to have a solid experience in handling characterization, and customer deployment support) related tasks
Analog IC Design Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Architecture - Architecture ASIC / System Applicants are expected to have a solid experience in handling Job related tasks
Principal Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging SI/PI Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
DSP Architect Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Firmware Engineer -PCIe post silicon bring up, function validations, protocol Applicants are expected to have a solid experience in handling function validations, protocol related tasks
Advanced Packaging SI/PI Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Staff Engineer, Application Engineering Applicants are expected to have a solid experience in handling Application Engineering related tasks
Principal Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test Applicants are expected to have a solid experience in handling Job related tasks