Hardware & Silicon Validation Principal Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Hardware & Silicon Validation Principal Engineer position at Marvell Technology, Inc.


DatePosted 11 Days Ago bot
Marvell Technology, Inc. Hardware & Silicon Validation Principal Engineer
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Marvell post silicon validation group designs and develops test platforms for validating multi-core Arm-based Network processors and custom ASIC’s, used in many communication infrastructure applications such as 5G base stations, hard disk drive (HDD), Fiber Channel (FC), solid‐state drive (SSD), NICs, Data Center and Cloud Computing platforms. As a member of the Post-Silicon Validation team, you will have the opportunity to contribute to several areas of product development and validation including functional, electrical, and system stress. Additional contribution opportunities include the development of SW, test plans, and utilities to enable customer platforms. The Post-Silicon Validation team develops solutions and validates a range of IO interfaces and functions on multi-core ARM processors including DDR5, Ethernet, RFOE, PCIe, USB, eMMC, and more. What You Can Expect Responsible for post-silicon validation testing and debugging of high-speed Ethernet and PHY interface IP products. Perform Ethernet Protocol Compliance testing, validate Ethernet standards (IEEE 802.3, 802.1Q, Layer 2 and Layer 3 protocol testing including VLAN, ARP, STP, DHCP, DNS, TCP/IP, OSPF, BGP.etc.). Perform interop of the Ethernet interface including link training, auto-neg with different switches, SFP modules, DAC etc. Design and implement Python-based automation frameworks for functional, regression, and manufacturing tests to enhance efficiency and reduce manual effort. Configure and maintain scalable lab environments for software and network feature validation. Integrate automated test execution into CI/CD pipelines using tools such as Jenkins; analyze failures and perform root cause analysis. Develop and maintain bare-metal embedded test code in C/C++ to control and validate high-speed network processor ASIC SoCs across various product lines. Collaborate with cross-functional teams to ensure that hardware components and systems meet stringent performance, reliability, and compliance standards. Customer Support & Escalation Handling: Troubleshoot field issues, reproduce problems in-house, and verify fixes. What We're Looking For Bachelor's degree in Software, Computer or Electrical Engineering, and at least 10-15 years professional experience and/or Master's degree in Software, Computer or Electrical Engineering, and at least 5-10 years professional experience. Expertise in Ethernet Physical layer (Layer 1&2) - Serdes, MAC, PCS including debugging L1 issues for Interop is desirable. Familiarity with High Speed Ethernet Serdes interfaces : NRZ, PAM-4 100G will be PLUS. Familiarity with hardware equipment such as Traffic generators (Ixia/Spirent/Xena), protocol analyzers, oscilloscopes, and logic analyzers. Excellent troubleshooting skills to resolve silicon issues and provide technical/debug support to internal or external customers. Extensive experience in understanding requirements/architect/design of networking communications standard bodies like IEEE, IETF etc. Extensive experience in network programming languages such as C or equivalent. Expected Base Pay Range (USD) 150,680 - 225,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SA1

Other Ai Matches

Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Application Engineering Applicants are expected to have a solid experience in handling Application Engineering related tasks
remote-jobserver Remote
Suzhou_Staff Sofware/Firmware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Principal Program Manager (Hyperscaler Cloud Data Center - full lifecycle program ownership) Applicants are expected to have a solid experience in handling Job related tasks
Distinguished Engineer: Advanced Optical Engines Applicants are expected to have a solid experience in handling Job related tasks
IT Internal Audit Senior Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Supply Chain Business Architect - semiconductor planning- Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff/Principal CAD Engineer (P&R) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Human Resources Business Partner Applicants are expected to have a solid experience in handling Job related tasks
Staff Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
PCIe/CXL Design Engineer (Principle) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Security Developer (C, Linux, System Security, Embedded programming) Applicants are expected to have a solid experience in handling Linux, System Security, Embedded programming) related tasks
Senior Staff Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer - Memory Compiler Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Principal Engineer, System Design and Validation Applicants are expected to have a solid experience in handling System Design and Validation related tasks
Firmware Engineer -PCIe post silicon bring up, function validations, protocol Applicants are expected to have a solid experience in handling function validations, protocol related tasks
Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks