Principal Technical Program Manager-IP conception/design to SoC/platform-level implementation and validation program execution job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Principal Technical Program Manager-IP conception/design to SoC/platform-level implementation and validation program execution position at Marvell Technology, Inc.


DatePosted 12 Days Ago bot
Marvell Technology, Inc. Principal Technical Program Manager-IP conception/design to SoC/platform-level implementation and validation program execution
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact We are seeking a seasoned Principal Technical Program Manager (TPM) with a strong background in the semiconductor industry to lead and orchestrate complex programs from IP development through to full platform delivery. This is a high-impact role requiring both strategic oversight and tactical execution, working across cross-functional engineering, operations, and customer-facing teams. What You Can Expect ESSENTIAL DUTIES AND RESPONSIBILITIES Drive end-to-end program execution from IP conception/design to SoC/platform-level implementation and validation. Define and manage integrated program plans, including schedules, resources, deliverables, and dependencies. Identify and mitigate risks proactively using industry best practices in technical program and risk management. Collaborate closely with silicon, hardware, software, and systems teams to ensure alignment on technical and program goals. Interface directly with large-scale, strategic customers, providing regular updates, managing escalations, and aligning on shared milestones and deliverables. Develop and maintain comprehensive dashboards and reporting tools to ensure transparency and visibility of program status to executive leadership and stakeholders. Lead program reviews, post-mortems, and continuous improvement initiatives to drive program excellence. What We're Looking For QUALIFICATIONS Bachelor's or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field. 10+ years of experience in technical program management within the semiconductor industry. Proven track record of managing programs involving IP design, SoC integration, and platform bring-up. Strong technical acumen in areas such as digital/analog IP, SoC architecture, hardware/software co-development, or system validation. Deep understanding of program lifecycle methodologies, such as Agile, Waterfall, or hybrid approaches tailored to hardware development. Demonstrated experience applying best practices for program execution, risk assessment, and issue resolution. Experience working with and presenting to tier-one customers, managing technical engagements and delivery expectations. Excellent communication, organizational, and stakeholder management skills. Strong collaboration skills. PREFERRED QUALIFICATIONS PMP, PgMP, or similar project/program management certifications. Expected Base Pay Range (USD) 158,330 - 237,200, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AP1

Other Ai Matches

Principal Static Timing Analysis (STA) Engineer – SoC Design Applicants are expected to have a solid experience in handling Job related tasks
Principal Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Package Layout Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Marketing Technology Solutions Lead Applicants are expected to have a solid experience in handling Job related tasks
Technical Lead, Design Verification (Sr. Principal Engineer) Applicants are expected to have a solid experience in handling Design Verification (Sr. Principal Engineer) related tasks
Senior Staff Engineer Analog Mixed-Signal Design - Optical Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal AI Systems Engineer – Analog Design Applicants are expected to have a solid experience in handling Job related tasks
Principal Hardware System Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager, AMS Layout Applicants are expected to have a solid experience in handling AMS Layout related tasks
SerDes Validation Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks