Architecture - Architecture ASIC / System job opportunity at Marvell Technology, Inc..

Home Jobs In Argentina Tag: Job Architecture - Architecture ASIC / System position at Marvell Technology, Inc.


DatePosted 13 Days Ago bot
Marvell Technology, Inc. Architecture - Architecture ASIC / System
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Cordoba, Argentina, Argentina
loacation Cordoba, Argen..........Argentina

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell Argentina is looking for candidates to be part of a team that designs forward error correction (FEC) and DSP schemes for optical coherent transceivers. The FEC scheme is one of most critical parts in transceivers, because it allows error free communications. These blocks are implemented in hardware (ASICs) using a Hardware Description Language (HDL). So, the reliability and validation of these blocks is critical. This job gives you the opportunity to work on some of the most advanced FEC/DSP schemes in the world together with very talented people, so we expect exceptional engineers and scientists. As we solve complex optimization problems, proven experience or skill in this field will be well considered. We value curious, self-motivated, eager to learn and teamworking people. It is not mandatory to have experience in error correcting schemes: talent and drive matter far more. What You Can Expect The chosen candidate will be focused on the analysis and implementation of state-of-the-art of error correction techniques. The analysis will be based on floating- and fixed-point simulation platforms. The implementation will be based on HDL such as Verilog or System Verilog. What We're Looking For • Engineering degree in electronics, computer software, or telecommunications. • Proven experience in C, C++, Verilog, SystemVerilog, and Python programming. • Good written and oral communication skills. Preferred but not required: • Prior experience in advanced digital architectures design and testing. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MFBJ

Other Ai Matches

Firmware Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Executive Assistant Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design For Test Applicants are expected to have a solid experience in handling Design For Test related tasks
Sr Procure-to-Pay Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Associate Workplace Specialist, Multi-Site Applicants are expected to have a solid experience in handling Multi-Site related tasks
Pricipal System Engineer/PCB Design - CPU/SoC Devices Applicants are expected to have a solid experience in handling Job related tasks
Design Verification - Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
DSP Architect Applicants are expected to have a solid experience in handling Job related tasks
Director of AMS Design Engineering Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Data Architect Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Principal Engineer, System Design and Validation Applicants are expected to have a solid experience in handling System Design and Validation related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Product Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks