Distinguished Engineer, Verification job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Verification Distinguished Engineer, Verification position at Marvell Technology, Inc.


DatePosted 15 Days Ago bot
Marvell Technology, Inc. Distinguished Engineer, Verification
Experience: 17-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Verification

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell Custom Solutions develops cutting-edge solutions for large AI, cloud data center, and telecom customers. The SoCs encompass best-in-class performance, advanced die-to-die and packaging technology, and optimized low-power techniques. As part of the Marvell Data Center Design Verification Team, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use highly advanced technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major hyperscaler company or telecom organization, etc. What You Can Expect Architect and implement simulation test bench in UVM. Develop and execute test-plans for verifying correctness and performance of the design. Own and debug failures in simulation to root-cause problems  Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes. What We're Looking For Strong design knowledge and experience in setting up verification environments, developing testplan, bring up design both in verification environment as well as in emulation environment, able to produce exhaustive functional and code coverage qualities Bachelor’s degree in computer science, Electrical Engineering or related fields and 17+ years of related professional experience. OR master’s degree in computer science, Electrical Engineering or related fields with 12-15 years of experience. OR PhD in Computer Science, Electrical Engineering or related fields with 10-12 years of experience. Strong background in SoC verification and test bench development using UVM, System Verilog, C/C++, and DPI. Strong verification skills, understanding of methodology (object-oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations, data structure). Must have effective interpersonal and teamwork skills. Participate in problem solving and quality improvement activities. Demonstrate initiative and a bias for thoughtful action. Grounded, detail-oriented, always backs up ideas with facts. Expected Base Pay Range (USD) 209,770 - 314,300, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-NF1

Other Ai Matches

Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
Director of Product Marketing Applicants are expected to have a solid experience in handling Job related tasks
Principal Demand Planner Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Reliability Applicants are expected to have a solid experience in handling Reliability related tasks
Staff DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Customer Support - US Customer Solutions Group Applicants are expected to have a solid experience in handling Job related tasks
Design/DSP/Verification Intern - PhD Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Test Engineer (Optical Module) Applicants are expected to have a solid experience in handling Job related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Assistant General Counsel Applicants are expected to have a solid experience in handling Assistant General Counsel related tasks
Principal Technical Program Manager-IP conception/design to SoC/platform-level implementation and validation program execution Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Senior Staff Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Pathfinding and Development - Signal and Power Integrity Sr Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks