Staff to Senior Staff Engineer, DFT job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: DFT Staff to Senior Staff Engineer, DFT position at Marvell Technology, Inc.


DatePosted 18 Days Ago bot
Marvell Technology, Inc. Staff to Senior Staff Engineer, DFT
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

DFT

Copy Link Report
degreeOND
loacation Bangalore, India
loacation Bangalore....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As a Digital IC Design Staff Engineer with Marvell, you’ll be a member of the Switch DFT team part of Data center Engineering business group. Switch DFT team is responsible for overall DFT solution implemented in all Marvell Switch products. The team owns DFT Strategy, DFT Architecture, DFT IP's and all aspects of SoC MBIST and ATPG definition, implementation, validation pre and post-Si. What You Can Expect As a part of the DFT team the suitable candidate will work on all aspects of DFT in top notch Switch products: DFT architecture and Testability strategy, Flow, Implementation, Verification and post Si bring up. You’ll work closely with other DFT team members for DFT features Implementation, Integration and Verification in SoC. You will also have close interaction with Logic Design/Physical design/STA/ATE teams as needed. What We're Looking For Bachelor’s/Master's degree in Computer Science, Electrical Engineering or related fields and > 5 years of related professional experience in DFT.   The candidate Marvell is looking for will have: Very good knowledge on SCAN/ATPG/JTAG/MBIST Proven experience on Test structures for DFT, IP Integration, ATPG Fault models, test point insertion, coverage improvement techniques Proven experience in Scan insertion techniques at block level and Chip top level Good knowledge on Test mode timing constraints Proven experience on gate level simulations with no-timing and SDF based simulations for DFT modes Cross domain knowledge to resolve DFT issues with design, synthesis, Physical design, STA team Proficiency in Industry standard Tools for Scan insertion, ATPG, MBIST and JTAG. (Preferably Mentor/Synopsys tools) Good Knowledge and understanding on JTAG for  IEEE1149.1/6 standards Experience with Post-Si ramp up and debug on ATE Good hands on experience on Memory BIST generation, Insertion, verification on RTL/Netlist level Good knowledge on Perl/ Tcl scripting skills. Very good team player capabilities and excellent communication skills to work with a variety of teams across the global organization High sense of responsibility and ownership within the team for successful Tapeout and Post -Si ramp up of the project Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-CP1

Other Ai Matches

Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
Director of Product Marketing Applicants are expected to have a solid experience in handling Job related tasks
Principal Demand Planner Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Reliability Applicants are expected to have a solid experience in handling Reliability related tasks
Staff DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Customer Support - US Customer Solutions Group Applicants are expected to have a solid experience in handling Job related tasks
Design/DSP/Verification Intern - PhD Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Test Engineer (Optical Module) Applicants are expected to have a solid experience in handling Job related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Assistant General Counsel Applicants are expected to have a solid experience in handling Assistant General Counsel related tasks
Principal Technical Program Manager-IP conception/design to SoC/platform-level implementation and validation program execution Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Senior Staff Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Pathfinding and Development - Signal and Power Integrity Sr Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks