High-Speed SerDes & Mixed-Signal Validation Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Italy Tag: Job High-Speed SerDes & Mixed-Signal Validation Engineer position at Marvell Technology, Inc.


DatePosted 18 Days Ago bot
Marvell Technology, Inc. High-Speed SerDes & Mixed-Signal Validation Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Pavia, Italy, Italy
loacation Pavia, Italy....Italy

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As a Hardware and Silicon Validation Staff Engineer at Marvell, you will help bring to market next-generation high-bandwidth interconnect solutions used in AI, cloud, and data-center infrastructure worldwide. Our team validates complex analog and mixed-signal signal chains, including ADC/DAC paths, high-speed SerDes, and silicon photonics interfaces enabling extremely high data rates over optical and electrical links. This role combines deep lab work, automation, and cross-team collaboration with design and firmware teams to ensure successful silicon bring-up and production readiness. You will work on cutting-edge technologies in a highly technical, collaborative engineering environment, contributing directly to silicon used in large-scale AI and cloud infrastructure worldwide. What You Can Expect Develop and maintain validation and automation software to enable testing of new silicon features and high-speed interfaces. Execute silicon bring-up and characterization activities, working closely with design and firmware teams to debug complex system and silicon-level issues and drive root-cause resolution. Define and execute validation strategies and test plans, ensuring coverage of performance, reliability, and compliance requirements, and clearly communicate results to internal and external stakeholders. Design and implement tests to evaluate performance, signal integrity, power consumption, and robustness of multiple SoC subsystems. Contribute to continuous improvement of validation methodologies, lab infrastructure, and automation frameworks to increase test efficiency and product quality. Support product ramp and customer engagements by helping resolve field or production-related validation issues when required. What We're Looking For Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field, with industry experience in silicon validation, bring-up, or hardware characterization, or equivalent hands-on lab experience. Solid understanding of analog or mixed-signal systems, ideally in high-speed interfaces or signal chains involving ADC/DAC or SerDes technologies. Experience using Python or C/C++ for lab automation, data analysis, or test infrastructure development. Familiarity with Linux environments and embedded or SoC-based systems. Hands-on experience working with lab instrumentation such as oscilloscopes, spectrum analyzers, or signal generators. Strong debugging and problem-solving skills across hardware, firmware, and software domains. Ability to collaborate effectively within multidisciplinary engineering teams. Nice to Have Experience with high-speed protocols such as Ethernet, PCIe, or DDR. Exposure to silicon photonics or optical communication systems. Experience with high-speed measurement techniques or automated validation frameworks. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
Photonic Systems Characterization Intern - PhD Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Senior Principal Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer - Senior Principal Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Failure Analysis Senior Staff Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Silicon Photonics Packaging Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Security Compliance Engineer (FIPS, Crypto, Common Criteria, OCP-SAFE, C) Applicants are expected to have a solid experience in handling Crypto, Common Criteria, OCP-SAFE, C) related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Development Engineer (ARM, RISC, Crypto, HSM) Applicants are expected to have a solid experience in handling RISC, Crypto, HSM) related tasks
Principal Engineer, Hardware & Silicon Validation Applicants are expected to have a solid experience in handling Hardware & Silicon Validation related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineer Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Director, Agentic AI Solutions and Ops Applicants are expected to have a solid experience in handling Agentic AI Solutions and Ops related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Senior Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Senior Staff related tasks
ASIC Design Engineer: DFT-IP Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manufacturing Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Product Marketing Enterprise Switching Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Applicants are expected to have a solid experience in handling Job related tasks