Senior Principal Engineer - RTL Design job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: Job Senior Principal Engineer - RTL Design position at Marvell Technology, Inc.


DatePosted 18 Days Ago bot
Marvell Technology, Inc. Senior Principal Engineer - RTL Design
Experience: 20-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Pune, India
loacation Pune....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Data Centre Engineering Group develops Custom Silicon products tailored for the Data Centre market, focusing on cutting-edge Accelerated Infrastructure solutions for Networking, Switching, Connectivity, and Compute. The team works on high-performance and scalable architectures, ensuring optimized performance, power efficiency, and reliability to meet evolving data center demands. By collaborating across multiple teams, the group delivers best-in-class silicon solutions that drive innovation in next-generation data center applications. What You Can Expect Define the sub system architecture, micro-architecture and register specification for highly complex SoCs. Drive and participate in specification writeup Conduct detailed performance, architectural and design requirement reviews with cross-functional teams, IP Vendors and customers Implement a specification using RTL coding techniques and best practices Work with third party vendors to define customization requirements of third party IPs Work with the physical design teams, reviewing and providing guidance in floorplanning, power analysis, synthesis and timing signoff. Work with the verification team on pre-silicon verification tasks such as reviewing the verification test plans, coverage analysis, full-chip simulation and emulation, performance and power analysis and debug Help develop and/or evaluate design and verification methodologies and participate in improving existing ones Collaborate with and provide guidance to the post silicon and software teams for silicon bring up and performance tuning Provide mentorship to the more junior team members What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 20+ years of related professional experience. Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 18+ years of experience. Experience in creating architectural, micro-architectural, and register specifications. Verilog/System Verilog RTL coding with System Verilog assertions Well-versed in all stages of the ASIC design flow (including specification, architecture and design implementation, prototype bring-up) Has worked on complex IP or ARM or RISC V based Processor Subsystem Design. Understanding on Caliptra and Hardware Security Standards is required. Expertise in any of the following domains would be a big plus: networking, embedded systems architecture, computer architecture, machine learning accelerators Experience with scripting in Perl/Python/Shell Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-RV1

Other Ai Matches

Staff Analog Mixed-Signal Design - Optical Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Product Security - SW/HW/Encryption/Authentication/Audits/Threat Modeling Applicants are expected to have a solid experience in handling Product Security - SW/HW/Encryption/Authentication/Audits/Threat Modeling related tasks
Staff DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Logic design Eng Applicants are expected to have a solid experience in handling Job related tasks
senior staff signal/power integrity engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Staff to Senior Staff Engineer Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Hardware & Silicon Validation Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Memory Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
SerDes Validation Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware Engineer - high-speed interconnects /custom silicon/ASIC design / microcontroller architectures / Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Senior Principal Data Architect Applicants are expected to have a solid experience in handling Job related tasks
Principal Test Engineer (Optical Module) Applicants are expected to have a solid experience in handling Job related tasks