Staff Analog Mixed-Signal Design - Optical job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Staff Analog Mixed-Signal Design - Optical position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Staff Analog Mixed-Signal Design - Optical
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeHND
loacation Westlake Village, CA, United States Of America
loacation Westlake Villa..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell's Broadband Analog group designs physical layer ICs for high-speed optical fiber data communication, such as Transimpedance Amplifiers (TIAs), and drivers for Silicon Photonic (SiPho), Electro-absorption Modulators (EAMs), and Mach-Zehnder Interferometer Modulators (MZMs). This group is the market leader in delivering TIAs and Drivers for Data Center and Telecom markets. We address the bandwidth, capacity and power issues faced by cloud computing and mega data center networks. Our world class group leverages our core competencies in advanced circuit design to solve the world’s ever-increasing desire to transmit more data for less power with fewer errors. We are continually first to market in Data Center, Metro and Long-Haul applications. As a member of the design group, the candidate will be responsible for design and validation of FET and BiCMOS circuits for high-speed broadband ICs that serve these applications. What You Can Expect Marvell is seeking an RF and Analog Design Engineer to contribute to the development of multi-tens of GHz transimpedance amplifiers (TIAs). These optical interface chips are tightly coupled with our high-performance equalizers. The results of our innovative designs have made our TIAs best in class for coherent long-haul and metro systems as well as PAM4 data center systems. In this role you will be responsible for: Active-circuit design. Design of leading edge transimpedance amplifiers, using both SiGe BiCMOS and the most advanced CMOS FinFET technologies, where circuit performance will need to transcend beyond industry leading products. Development of transmission line structures and other millimeter wave structures to enable higher performance than would normally be achievable. Design of high-performance broadband analog circuits for optical front-end receivers. Design of various other analog circuits including linear regulators, AGC loops, current/voltage sensors, bandgaps etc. Work with other functional groups to facilitate post-silicon validation, qualification, transition to mass production, and customer support. What We're Looking For Bachelor’s degree in Electrical Engineering with 3-5 years of industry experience OR Master’s or PhD degree in Electrical Engineering with 1+ years of industry experience in the area of designing high-performance RF/Analog Receiver/TIA. Proven experience in high-performance receiver design including both chip tape-out AND lab evaluation.  Solid experience in. Using EDA CAD tools Performing Analog Custom Layout Experience in measuring IC performance and debug of design to correlate simulations to measurements. Deep understanding of fundamentals, including: Detailed transistor level design. Device physics. Control/Feedback loop stability analysis. Direct project experience in at least one of the following areas is a plus: Automatic gain-control loops. High precision analog circuits including linear regulators, current sensors, bandgaps and DAC/ADC. Continuous-time linear equalizers. Experience in Package-System integration issues is desired. Project experience in using different technologies. (SiGe BiCMOS and FinFET CMOS are pluses) A team-player. Experience in the following is a plus: Overseeing and mentoring junior circuit designers. Experience as chip lead with success in silicon. Experience in taking chips to mass production. Ability to translate chip level specifications into architecture. Strong communication, presentation and documentation skills. Expected Base Pay Range (USD) 120,200 - 177,930, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AR3

Other Ai Matches

Staff Engineer, Application Engineering Applicants are expected to have a solid experience in handling Application Engineering related tasks
Silicon Photonics Intern - Ph.D Applicants are expected to have a solid experience in handling Job related tasks
System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Analyst Relations Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Advanced Packaging Pathfinding and Development - Signal and Power Integrity Sr Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
DFT Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Suzhou_Staff Sofware/Firmware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff ASIC Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
DSP Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Technology Pathfinding and Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital IC Design Engineer – Custom Compute Solutions Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks