Hardware Validation Intern - Master's Degree job opportunity at Marvell Technology, Inc..

Home Jobs In Taiwan Tag: Job Hardware Validation Intern - Master's Degree position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Hardware Validation Intern - Master's Degree
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Hsinchu City, Taiwan
loacation Hsinchu City....Taiwan

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell Central Engineering (CE) develops Marvell's most advanced High-Speed SerDes (HSS) IPs covering multiple applications, Switch, Automotive, Storage, Optics, etc. Acting as the engine to the company, Central Engineering provides the source of power to every business unit in Marvell system. Central System Engineering (CSE) in Central Engineering, independent of other CE functions including DSP algorithm development, circuit design, physical design, packaging, etc., is a function team responsible of validating all Marvell HSS IPs in the lab environment and supporting all Marvell business units for fast and smooth SoC production. Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products. What You Can Expect Responsible for board/chip level silicon validation/characterization on Marvell’s internal IPs such as High-Speed SerDes, PLL, ADC, power regulator, temperature sensor, etc. Responsible for script development (knowledge of Python, C++, Matlab, Excel VBA is a plus) of automated testing. What We're Looking For This position is eligible for 2026 RDSS (Research and Development Substitute Services) program. Please confirm your eligibility with local district office if you are interested in applying for this role. Candidates who are not eligible for 2026 RDSS are still also welcomed! Being in student status of MS EE/CE or equivalent. Good communication skills in English. Must be willing to work in a multi-tasking, fast pace, and team oriented working environment. Good fundamental knowledge in analog/digital circuit and data communication system. Knowledge in any of the following SerDes technologies is a plus - PCIe, Ethernet, etc. Knowledge in any of the following technologies is a plus - PLL, CDR, ADC, power regulator, temperature sensor, etc. Experienced using oscilloscope, power generator, spectrum analyzer, and network analyzer lab equipment is a plus. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-HP1

Other Ai Matches

Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software/Firmware Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Package Layout Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Advanced Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks
Senior Manager, ASIC Design Applicants are expected to have a solid experience in handling ASIC Design related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging SI/PI Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
Senior Principal Memory Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Digital IC Designer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Package Yield and Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Software Development Engineer (ARM, RISC, Crypto, HSM) Applicants are expected to have a solid experience in handling RISC, Crypto, HSM) related tasks
Analog IC Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
ASIC Design Engineer: DFT-IP Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks