Advanced Packaging SI/PI Senior Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Advanced Packaging SI/PI Senior Engineer position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Advanced Packaging SI/PI Senior Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Westborough, MA, United States Of America
loacation Westborough, M..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Marvell Advanced Packaging team is responsible for supporting customers with package designs that meet challenging electrical requirements. High speed signaling and challenging power delivery networks require complex and custom solutions to meet constantly advancing application needs. Many of the new designs require multi-chip and multiple component configurations with high-speed IP requirements. In addition, our team is advancing Marvell's expertise in 3D packaging, Co-packaged optics and cutting-edge substrate materials. We work with the world's leading manufacturers to solve our client's most challenging designs and integrations with industry-leading packaging techniques. What You Can Expect As a Signal and Power Integrity Engineer in the Advanced Packaging design team, you will be responsible for the following: SI/PI analysis of designs and optimization of 2D/2.5D/3D packages Interfacing with product design teams for optimized floor-planning, package related design input and power delivery network design Perform wiring studies in order to determine optimal signal routing, power delivery verification and package size determination. What We're Looking For The ideal candidate will have an interest in hardware design, signal integrity, power delivery networks, and hardware verification and design optimization.   A knowledge of Electrical Engineering concepts, electro-magnetics, circuit extractions and simulation, as well as design methodology and strategies is required. In addition, the candidate will possess a bachelor's degree in Electrical Engineering with coursework in signal integrity and power delivery. Skills needed to be successful in this role: Understanding of signal integrity and power integrity concepts and fundamentals Experience with simulation and analysis using tools such as Ansys HFSS, HSPICE, Keysight ADS, Cadence Sigrity. Working knowledge of circuit extractions and simulation techniques Ability to work with engineers in multiple locations and geographies Strong communication, presentation and documentation skills Familiarity with packaging technologies, materials, package substrate design rules and assembly rules Expected Base Pay Range (USD) 100,400 - 148,630, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MM1

Other Ai Matches

Firmware Developer (ARM64) Applicants are expected to have a solid experience in handling Job related tasks
Senior Distinguished Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Product Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
High-Speed SerDes & Mixed-Signal Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Failure Analysis Senior Staff Manager Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Analog Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Senior Staff Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer - RTL Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Test Engineering Applicants are expected to have a solid experience in handling Test Engineering related tasks
Senior Staff Engineer, Digital IC Design Applicants are expected to have a solid experience in handling Digital IC Design related tasks
Firmware Engineer -PCIe post silicon bring up, function validations, protocol Applicants are expected to have a solid experience in handling function validations, protocol related tasks
Design Verification Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Data Center Networking Software Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Digital IC design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Embedded Device Software Engineer (C, Embedded Programming, L1 Ethernet PHY, Switch) Applicants are expected to have a solid experience in handling Embedded Programming, L1 Ethernet PHY, Switch) related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manufacturing Test Engineer Applicants are expected to have a solid experience in handling Job related tasks