Application Engineer Intern - Master's Degree job opportunity at Marvell Technology, Inc..



DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Application Engineer Intern - Master's Degree
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Hsinchu City, Taiwan
loacation Hsinchu City....Taiwan

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Central Engineering, Central System Engineering (CE CSE) is responsible of validating Marvell core IP performance as well as providing technical support for product BU and customer. The team function is mostly about pre- and post-SoC silicon technical engagement, support and debug. What You Can Expect Responsible of preparing, coordinating and technical supporting Marvell SoC/ASIC projects using IPs developed by Marvell Central Engineering. Responsible for script development (knowledge of Python, etc.) of automated testing and parsing. What We're Looking For This position is eligible for 2026 RDSS (Research and Development Substitute Services) program. Please confirm your eligibility with local district office if you are interested in applying for this role. Candidates who are not eligible for 2026 RDSS are still also welcomed! Must be in student status and master's degree in computer science, electrical engineering or related fields. Must be a team player and willing to work in a multi-tasking, fast-paced, and team-oriented working environment. Good communication skills in English. Coordination includes driving the best engineering resources for SoC bring-up and issue debug. Experienced using oscilloscope, power generator, spectrum analyzer, and network analyzer lab equipment is a plus. Experienced in automation GUI/Script/Parser development is a plus. Knowledge in Ethernet and PCIe electrical and system applications and hardware usage is a plus. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-HP1

Other Ai Matches

Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
Photonic Systems Characterization Intern - PhD Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Senior Principal Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer - Senior Principal Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Failure Analysis Senior Staff Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Silicon Photonics Packaging Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Security Compliance Engineer (FIPS, Crypto, Common Criteria, OCP-SAFE, C) Applicants are expected to have a solid experience in handling Crypto, Common Criteria, OCP-SAFE, C) related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Development Engineer (ARM, RISC, Crypto, HSM) Applicants are expected to have a solid experience in handling RISC, Crypto, HSM) related tasks
Principal Engineer, Hardware & Silicon Validation Applicants are expected to have a solid experience in handling Hardware & Silicon Validation related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineer Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Director, Agentic AI Solutions and Ops Applicants are expected to have a solid experience in handling Agentic AI Solutions and Ops related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Senior Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Senior Staff related tasks
ASIC Design Engineer: DFT-IP Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manufacturing Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Product Marketing Enterprise Switching Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Applicants are expected to have a solid experience in handling Job related tasks