Senior Staff Engineer, Product Engineering job opportunity at Marvell Technology, Inc..



DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Senior Staff Engineer, Product Engineering
Experience: 8-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Product Engineering

Copy Link Report
degreeOND
loacation Hsinchu City, Taiwan
loacation Hsinchu City....Taiwan

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Your team focuses on Storage controllers and cloud data center connectivity solution enabled our customer to move data inside and between cloud data center faster and more reliably. The PAM4 DSP technology enabled 200G, 400G and 800G data transfer rate within the data centers. The Coherent DSP technology enabled 100G and 400G data transfer rate between data centers. Marvell is the enabler and partner of world’s leading cloud hyper scalers in area of transferring data from Copper PHY to the world of Optics. What You Can Expect Responsible new product introduction initial phase of silicon bring up working with NPI Product and Test team in the US to validate new device features and test/DFT methodologies. Collaborate with NPI PE, Test, Foundry and Reliability Engineering teams to drive NPI development of highspeed datacenter products and their variants. Analyze yield at engineering sample phase and characterize NPI product performances and manufacturing yield window including bench correlation to meet product cost targets. Perform data mining and statistical data analysis on wafer sort and final test parametric to support initial product assessment. Perform functional testing and analysis to ensure product operation and reliability. Support test engineering on resolving test program related issues. Support volume engineering sample supply for early hyperscaler customer engagement. Plan and coordinate (data analysis, debug, root-cause, implementing solutions) yield & test time improvement activities to meet the set mass production release goals. Engage & manage Test Subcon in early production stage Collaborate with HVM PE to identify and drive production capacity improvement What We're Looking For B.S. in Electronics/Electrical Engineering or related field.  M.S. preferred  Minimum 8 years of experience in the semiconductor industry Minimum 5 years of semiconductor manufacturing in 7nm technology node and below Demonstrable knowledge of yield analysis, quality management tools, GR&R, Cp, Cpk.    Minimum 5 years and demonstrable knowledges of Auto Test Equipment (ATE), Adventest 93K, UltraFlex, test handler, wafer prober is a plus.   Demonstrated proficiency with strong hands-on test development and debug skills Self-directed, capable of managing complex projects, working individually and collaborating with other technologists to achieve objectives Excellent communication skills, including written and spoken English Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SYU

Other Ai Matches

Principal Engineer - Memory Compiler Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Test Engineer (Optical Module) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Package Engineering Applicants are expected to have a solid experience in handling Package Engineering related tasks
Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design for Test Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Physical Verification CAD engineer - EDA Tools Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Staff Engineer- Firmware Development (HDD) Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
AI Developer Platforms (Security) Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Reliability Applicants are expected to have a solid experience in handling Reliability related tasks
Senior Business Operations Analyst - Finance, Data Analytics, Costing and Pricing Applicants are expected to have a solid experience in handling Data Analytics, Costing and Pricing related tasks
Package Engineering Intern - Ph. D Degree Applicants are expected to have a solid experience in handling Job related tasks
Hyperscale Global Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Photonics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Product Manager/Product Line Manager - Custom Silicon Solutions / ASIC / System Management and Security Applicants are expected to have a solid experience in handling Job related tasks
Senior Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe Applicants are expected to have a solid experience in handling Job related tasks
Logic design Eng Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks