Analog IC Design Engineer Intern job opportunity at Marvell Technology, Inc..

Home Jobs In Italy Tag: Job Analog IC Design Engineer Intern position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Analog IC Design Engineer Intern
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeBachelor's (B.A.)
loacation Pavia, Italy, Italy
loacation Pavia, Italy....Italy

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As an analog IC designer, you’ll be a member of the Central Engineering business group. You’ll be part of an analog team making a big impact on Marvell’s end products. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects. You will gain exposure to a variety of IC design engineering skills and tools during your contract period. We offer a 6-month contract, suitable also for the sponsorship of an industrial Master Thesis, at our office in Pavia (Italy) to work on Artificial Intelligence and Cloud data center applications What You Can Expect Use the most advanced technology nodes (3nm FinFET and 2nm GAAFET). Design integrated circuits for electrical and electro-optical interfaces at 100+ Gb/s. Learn a variety of CAD tools, primarily Cadence, to design and simulate high performance analog circuits. Learn advanced techniques in analog and high-speed layout. Work in a team and collaborate with people for effective outcomes. What We're Looking For Bachelor degree in Electronics Engineering (for the sponsorship of an Industrial Master Thesis) OR currently working on your Master or PhD thesis (for an extracurricular contract). Academic knowledge of CMOS analog design. Basics of RF design techniques are a plus. Understanding of CMOS processes and fabrication. Basic knowledge of IC layout. Self-motivated personality, willing to learn exciting new technologies, and able to work effectively within a talented group of individuals. Strong written and verbal communication skills. Proficiency in both spoken and written Italian and English (B2 level or higher) Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AB1

Other Ai Matches

Senior Substrate Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Analog Mixed-Signal Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Line Management - CPO Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Sr. Executive Compensation Consultant Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Principal Applications Engineering - Network Validation Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Senior/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Senior Staff Thermal / Mechanical Test Operations Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Field Application Engineer - Connectivity Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Senior Staff Embedded Firmware Engineer PHY IP / SerDes IP / PCIe Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Assistant General Counsel Applicants are expected to have a solid experience in handling Assistant General Counsel related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Flow/AI Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Application Engineer – SoC Embedded Systems (validation, characterization, and customer deployment support) Applicants are expected to have a solid experience in handling characterization, and customer deployment support) related tasks
Senior Principal Engineer, Reliability Applicants are expected to have a solid experience in handling Reliability related tasks
Design Verification Engineer, Senior Principal Applicants are expected to have a solid experience in handling Senior Principal related tasks