Staff Engineer, Analog IC Design job opportunity at Marvell Technology, Inc..



DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Staff Engineer, Analog IC Design
Experience: 3-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Analog IC Design

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As an Analog IC Design Staff Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects. What You Can Expect As an Analog/Mixed-Signal IC Design Engineer, you will be part of a key team designing highly sophisticated CMOS transceiver/SERDES products.   Responsibilities would include implementation and verification of circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, CDRs etc. to meet key performance targets and performing design verification using industry standard tools such as Spectre, MATLAB etc. What We're Looking For Completed a MS in Electrical Engineering with 3+ years of related experience or PhD degree in Electrical Engineering. Hands-on experience in designing mixed signal circuits including ADCs, DACs, RX, TX, PLLs, Filters, Bandgap bias circuits, regulators, and other analog circuits. Knowledge and experience on low power and high speed design techniques. Supervising Analog Custom Layout Experience in measuring IC performance and debug of design to correlate simulations to measurements Ability to apply innovative solutions to resolve complex issues. Strong knowledge on the deep sub-micron CMOS technologies. Excellent problem solving and analytical skills. Strong knowledge on IC design CAD tools such as Spectre, Spice, Matlab, Hsim, Verilog, etc. Strong team-player with solid communication skills Expected Base Pay Range (USD) 118,900 - 178,100, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TD1

Other Ai Matches

Staff Engineer, Application Engineering Applicants are expected to have a solid experience in handling Application Engineering related tasks
Senior Staff RTL Design /Verification Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
DSP Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Design Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering Program Manager -silicon product and IP development PM Applicants are expected to have a solid experience in handling Job related tasks
Package Signal and Power Integrity Simulations Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Physical Design Manager Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Product Engineering Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Staff System & Modeling Engineer – Wireline Communications Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Advanced Photonic IC Development Applicants are expected to have a solid experience in handling Advanced Photonic IC Development related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Quality Systems Engineer Intern - Bachelors Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Executive IT Support Staff Professional Applicants are expected to have a solid experience in handling Job related tasks
Principal Embedded Firmware Software Engineer - Networking PAM4 DSP/data center/AI connectivity Applicants are expected to have a solid experience in handling Job related tasks