Sr. Principal Product Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Sr. Principal Product Engineer position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Sr. Principal Product Engineer
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell’s focus on Storage controllers and cloud data center connectivity solution enabled our customer to move data inside and between cloud data center faster and more reliably. The PAM4 DSP technology enabled 200G, 400G and 800G data transfer rate within the data centers. The Coherent DSP technology enabled 100G and 400G data transfer rate between data centers. Marvell is the enabler and partner of world’s leading cloud hyper scalers in area of transferring data from Copper PHY to the world of Optics. What You Can Expect As a Sr. Principal Product Engineer in Marvell’s AI Connectivity Group, you will lead the productization of cutting-edge datacenter connectivity solutions. You will drive new product introduction (NPI) from early silicon bring-up through mass production, while collaborating with a global team and coordinating across design, test, foundry, and reliability functions. This role requires both deep technical expertise and strong leadership to ensure successful execution across multiple concurrent programs. Lead NPI efforts for high-speed datacenter products, including silicon bring-up, DFT validation, and test methodology development. As a leader across multiple NPI programs, you will collaborate with global team of product engineers; providing strategic direction, hands-on technical guidance, and mentorship to drive successful NPI development. Oversee multiple concurrent product ramps, ensuring alignment across design, test, foundry, and reliability teams in a matrixed environment. Drive yield characterization, root cause analysis, and correlation across bench, wafer sort, and final test to meet cost and quality targets. Lead cross-functional reviews and drive resolution of technical and operational issues impacting product readiness. Ensure timely delivery of engineering samples to support early customer engagement and validation. Partner with operations and supply chain to scale production capacity, qualify alternate sources, and improve manufacturing efficiency. Champion continuous improvement initiatives in test infrastructure, data analytics, and product engineering best practices. What We're Looking For M.S. or Ph.D. in Electrical/Electronics Engineering or a related field. 15+ years of experience in the semiconductor industry, with a strong track record in product engineering, device physics, and end to end NPI workflow. Deep expertise in advanced technology nodes (10nm and below), with hands-on experience in silicon bring-up, yield optimization, and test strategy. Proven leadership in managing cross-functional teams and mentoring engineers across regions. Demonstrated success in leading large-scale, multi-product development and ramp programs across global matrix organizations. Strong knowledge of yield analysis, quality management tools (GR&R, Cp, Cpk), and statistical data analysis. Proficiency with ATE concepts (e.g., Advantest 93K, UltraFlex), test handlers, and wafer probers. Excellent communication and stakeholder management skills, with the ability to influence across engineering, operations, and executive teams. Demonstrable knowledge of yield analysis, quality management tools, GR&R, Cp, Cpk. Self-directed, capable of managing complex projects, working individually and collaborating with other technologists to achieve objectives. Excellent communication skills, including written and spoken English. Expected Base Pay Range (USD) 148,190 - 222,000, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-JS22

Other Ai Matches

Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Manager of Procurement - semiconductor manufacturing/OSAT Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Mixed-Signal Design - Optical Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Engineer -PCIe post silicon bring up, function validations, protocol Applicants are expected to have a solid experience in handling function validations, protocol related tasks
Senior Principal Engineer - Networking/Switching Silicon Semiconductor AI Infrastructure Embedded Firmware Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Global Mobility & Immigration Specialist Applicants are expected to have a solid experience in handling Job related tasks
Technical Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Director Product Security Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Line Management - CPO Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Engineer - SI/PI Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Staff to Senior Staff Engineer, DFT Applicants are expected to have a solid experience in handling DFT related tasks
AI Developer Platforms (Security) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Memory Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Physical Verification CAD engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware Engineer - high-speed interconnects /custom silicon/ASIC design / microcontroller architectures / Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
Distinguished Engineer, Verification Applicants are expected to have a solid experience in handling Verification related tasks