Architecture ASIC / System Intern - Master's Degree job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Architecture ASIC / System Intern - Master's Degree position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Architecture ASIC / System Intern - Master's Degree
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell’s Compute and Custom Solutions organization (CCS) is looking for a talented ASIC architect/engineering intern to join our architecture team. This team acts as the central technical interface to our datacenter clients. It is responsible for the overall technology choice, silicon partitioning strategy, IP definition and selection and architectural guidance of datacenter products (SmartNIC, servers, AI accelerators and switches, mainly) for the main hyperscalers and companies worldwide. We actively participate in the definition of next generation datacenter products with our clients and respond to their ASIC RFQs. Role spans engagement with both customers and internal technology teams to define the best solution to the custom product needs and includes all functions required to build, test and manufacture an advanced custom silicon System in a Package. What You Can Expect Engaging with customers, engineering, and marketing to help define chip architectures of innovative and complex datacenter products Identifying the best silicon partitioning, IP selection, packaging technology Mapping Marvell solutions into highly effective presentations and sharing with customers Communicating and coordinating with other business units in Marvell on internal IP and sharing/leveraging capabilities and knowledge Document findings and present results to the team. What We're Looking For Currently pursuing a Bachelor’s or Master's degree in Electrical Engineering, Computer Engineering, or a related field. Experience/knowledge with/of system architectures for datacenter products strongly appreciated 100% team player Thrives in dynamic environments and through uncertainty and change Demonstrated ability to work collaboratively in periods of high pressure Excellent problem-solving and communication skills. Preferred Qualifications: Knowledge of CMOS technology and physical design flow. Passion for learning and working in a fast-paced, collaborative environment. Expected Base Pay Range (USD) 29 - 57, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Firmware Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Executive Assistant Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design For Test Applicants are expected to have a solid experience in handling Design For Test related tasks
Sr Procure-to-Pay Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Associate Workplace Specialist, Multi-Site Applicants are expected to have a solid experience in handling Multi-Site related tasks
Pricipal System Engineer/PCB Design - CPU/SoC Devices Applicants are expected to have a solid experience in handling Job related tasks
Design Verification - Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
DSP Architect Applicants are expected to have a solid experience in handling Job related tasks
Director of AMS Design Engineering Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Data Architect Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Principal Engineer, System Design and Validation Applicants are expected to have a solid experience in handling System Design and Validation related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Product Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks