Senior/Staff Engineer, DFT Engineering job opportunity at Marvell Technology, Inc..

Home Jobs In Vietnam Tag: DFT Engineering Senior/Staff Engineer, DFT Engineering position at Marvell Technology, Inc.


DateMore Than 30 Days Ago bot
Marvell Technology, Inc. Senior/Staff Engineer, DFT Engineering
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

DFT Engineering

Copy Link Report
degreeOND
loacation Ho Chi Minh, Vietnam
loacation Ho Chi Minh....Vietnam

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Join our DCE CCS Hardware Group as a Senior or Staff DFT Design Engineer, and become part of a passionate team driving Design for Test (DFT) innovation for next-generation compute and storage silicon. Your work will directly shape how Marvell delivers efficient, high-quality, and scalable products that serve the world’s data needs. You’ll help define DFT flows, enable advanced automation, and support engineering teams across multiple projects — empowering them to succeed. What You Can Expect Own DFT design flow control, updates, QA, and deployment for project teams. Enhance and maintain DFT flows using the latest EDA capabilities (Siemens Tessent). Collaborate with local and global teams to roll out DFT features, provide training, and ensure smooth adoption. Drive DFT automation and continuous improvement to make our design process more efficient and future-ready. What We're Looking For Education: Bachelor’s or Master’s in Electrical/Computer Engineering, Computer Science, or a related technical field. (Other disciplines considered with relevant electronics experience.) Experience: 3+ years in Design for Test (DFT) with a solid understanding of ASIC design flows. Expertise: Scan/Compression, MBIST, BSCAN, ATPG, and DFT design automation. Tools: Siemens Tessent, and simulation tools such as VCS, ModelSim, or Xcelium. Mindset: Curious, collaborative, and proactive, with professional-level English communication skills. Additional Compensation and Benefit Elements Competitive salary, plus 13th-month salary and performance-based bonus RSUs (Restricted Stock Units) for new joiners and on-going annually Premium health & accident insurance for you and your family (spouse and children) Annual medical check-up at a designated hospital arranged by Marvell Generous paid leave policies: 15 annual leave days, 3 Recharge periods per year (company-wide off-work from Friday to Monday), 5 paid sick leave days, 3 days of volunteer time-off and 11 public holidays Exciting Employee Events: Participate in fun activities throughout the year such as team birthdays, sports tournaments, company trips, mid-autumn, appreciation week, charity, health seminars, year-end party, and more. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-UN1

Other Ai Matches

Principal/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Principal Marketing Technology Solutions Lead Applicants are expected to have a solid experience in handling Job related tasks
DFT Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Counsel (Vietnam Legal Lead) Applicants are expected to have a solid experience in handling Job related tasks
senior staff signal/power integrity engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Package Engineering Applicants are expected to have a solid experience in handling Package Engineering related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Test Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Signal Integrity Engineer Intern (Cloud Platform Optics) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Director, Software Engineering (Networking, Switch, SONiC) Applicants are expected to have a solid experience in handling Software Engineering (Networking, Switch, SONiC) related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design For Test Applicants are expected to have a solid experience in handling Design For Test related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Advanced Packaging Engineer - SI/PI Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Senior Principal Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Senior Principal related tasks
Software Engineer (L1, L2, L3, C, Linux, DPDK, Switch) Applicants are expected to have a solid experience in handling L2, L3, C, Linux, DPDK, Switch) related tasks
Software/Firmware Engineer - RISC-V Architecture / PCIe: protocol, post silicon bring up, validation) Applicants are expected to have a solid experience in handling post silicon bring up, validation) related tasks