Layout Design Engineer job opportunity at Intel.

Home Jobs In Mexico Tag: Job Layout Design Engineer position at Intel


DatePosted 20 Days Ago bot
Intel Layout Design Engineer
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMaster's (M.A.)
loacation Mexico, Guadalajara, Mexico
loacation Mexico, Guadal..........Mexico

Job Details: Job Description:  Shape the Future of Semiconductor Technology Join Intel's world-class engineering team in Mexico and become the architect behind next-generation processors, AI accelerators, and memory solutions. As a Layout Design Engineer, you'll transform innovative circuit concepts into physical reality, optimizing every nanometer for peak performance in cutting-edge semiconductor designs. What You'll Accomplish - Design Excellence and Innovation Create stunning custom physical layouts for analog, mixed-signal, and memory circuits using advanced CMOS technology Master Virtuoso XL to design and validate sophisticated layouts that push technological boundaries Collaborate with brilliant circuit designers to exceed functional and performance specifications Partner with process engineers to ensure optimal manufacturability and yield performance Quality Assurance and Verification Execute comprehensive DRC-LVS verification to ensure design rule compliance Implement strategic fill methodologies to meet manufacturing requirements Develop optimized layout floorplans that maximize circuit performance and area efficiency Maintain exceptional standards for layout quality and design integrity Innovation Impact Leverage industry-leading methodologies to establish new benchmarks for quality and efficiency Optimize the critical balance of performance, area, and reliability in advanced semiconductor designs Contribute to revolutionary products powering everything from mobile devices to data centers Core Competencies Advanced problem-solving and analytical thinking Exceptional teamwork and cross-functional collaboration Meticulous attention to detail and quality commitment Strong technical communication skills Qualifications: The Minimum qualifications are required to be initially considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Component Engineering, or in a related field 3+ years of experience in one or more of the following areas: Device-level CMOS analog/memory custom layout design Hierarchical layout floorplanning and integration EDA tools (DRC/LVS verification, CMOS processes) Experience with basic integrated circuit operation fundamentals Unix/Linux environment expertise Fluent English communication skills Must have unrestricted, permanent right to work in Mexico (this role is not eligible for visa or immigration sponsorship). Preferred qualifications Post Graduate degree in Electrical Engineering, Computer Engineering, Component Engineering, or in a related field of study Specialized Experience in: Device-level CMOS analog/memory custom layout design Advanced process nodes (7nm and beyond) ICC, Fusion compilers, and ICWBEV+ Scripting automation (Python, SKILL) Berkely Analog Generator VLSI design principles and methodologies Why Choose Intel Mexico Cutting-Edge Technology: Opportunity to work on the world's most advanced semiconductor innovations Global Collaboration: Partner with world-class circuit designers and layout engineers Career Growth: Unlimited professional development in advanced layout design techniques Meaningful Impact: Your designs power billions of devices globally Industry Leadership: Join the company that revolutionized computing Ready to Make Your Mark Transform your passion for semiconductor design into groundbreaking innovations that shape the future of technology. Join Intel's mission to create world-changing technology that enriches the lives of every person on earth. Apply now and let's build tomorrow's technology together.            Job Type: Experienced Hire Shift: Shift 1 (Mexico) Primary Location:  Mexico, Guadalajara Additional Locations: Business group: Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

AI/GPU SoC Lead Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Standard Cell Library Design Engineer) Applicants are expected to have a solid experience in handling Job related tasks
ML Engineer, Demand and Supply Planning Applicants are expected to have a solid experience in handling Demand and Supply Planning related tasks
GPU Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer - Emulation Applicants are expected to have a solid experience in handling Job related tasks
Firmware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Analog SerDes Architect/Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Client System Electrical) Applicants are expected to have a solid experience in handling Job related tasks
Logistics Operations Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Middleware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Pre-Silicon Verification Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Physical Design) Applicants are expected to have a solid experience in handling Job related tasks
Construction Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Substrates Material Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
PHY Technology Enablement Engineer Applicants are expected to have a solid experience in handling Job related tasks
E-Core CPU Design Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Verification Lead- Central Engineering Group Applicants are expected to have a solid experience in handling Job related tasks
Pre-Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Engineering Team Lead Applicants are expected to have a solid experience in handling Job related tasks
Lead SoC Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks