Mixed Signal Design Verification Engineer job opportunity at Intel.

Home Jobs In United States Of America Tag: Job Mixed Signal Design Verification Engineer position at Intel


DatePosted 3 Days Ago bot
Intel Mixed Signal Design Verification Engineer
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US, Oregon, Hillsboro, United States Of America
loacation US, Oregon, Hi..........United States Of America

Job Details: Job Description:  Intel is a global leader in technology innovation, dedicated to creating products that transform industries and improve lives worldwide. We design and manufacture advanced silicon solutions that power the digital world. Our commitment to excellence drives us to push the boundaries of technology and deliver cutting-edge solutions that meet the needs of our customers. If you are passionate about innovation and eager to contribute to transformative projects, Intel is the place for you. Join us at Intel and be a part of a team that is shaping the future of power delivery technology. The role’s responsibilities include but are not limited to: Performs functional verification of mixed signal logic components, including analog behavioral modeling, to ensure design will meet specification requirements. Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to mixed signal microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs issues in the presilicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates with digital and analog architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Maintains and improves existing functional verification infrastructure and methodology. Qualifications: You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of experience - OR - Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 2+ years of experience Experience in Digital logic experience. Experience in VHDL/Verilog/System Verilog. Experience in Testbench component development (preferably in OVM/UVM), and design debugging skills. Preferred Qualifications: 7+ years of related experience Analog debug skills Real number (current, voltage) simulation modeling and debug skills Relevant experience can be obtained through schoolwork, classes, and project work, internships, military training and/or work experience.            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, Oregon, Hillsboro Additional Locations: Business group: The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Senior Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Foundational IP Integration QA Lead Applicants are expected to have a solid experience in handling Job related tasks
APTD: SWA Integration On Shift (IOS) TD Engineer - Shift 5 Applicants are expected to have a solid experience in handling Job related tasks
Principal Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Platform Power and Performance Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineering - Intern, Graduate Applicants are expected to have a solid experience in handling Graduate related tasks
Cost and Inventory Analyst Applicants are expected to have a solid experience in handling Job related tasks
CPU Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
3D and AI Software Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff PDK Development Engineer - PERC ESD Verification Applicants are expected to have a solid experience in handling Job related tasks
Process and Equipment Engineer (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Pre-Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Intel Foundry Customer Quality Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Senior Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
AI/GPU SoC Lead Applicants are expected to have a solid experience in handling Job related tasks
Intel Foundry Senior Customer Quality Engineer Applicants are expected to have a solid experience in handling Job related tasks
Application Owner, DEAP Platform Applicants are expected to have a solid experience in handling DEAP Platform related tasks
NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Middleware Software Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks