Graduate Talent [E-core (ATOM) CPU Layout Design] job opportunity at Intel.

Home Jobs In Malaysia Tag: Job Graduate Talent [E-core (ATOM) CPU Layout Design] position at Intel


DatePosted 5 Days Ago bot
Intel Graduate Talent [E-core (ATOM) CPU Layout Design]
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Malaysia, Penang, Malaysia
loacation Malaysia, Pena..........Malaysia

Job Details: Job Description:  We created the Intel Atom Processor (E-Core), a disruptive technology that enables a broad range of devices including entry PCs, smartphones, modems, 2 in 1 laptops, microservers, and other Internet of Things IoT devices. In this role you will be a part of the Atom Layout Team in Malaysia and will drive physical implementation for a range of Atom CPU (E-core) products. The work is performed with broadly defined parameters and assignments are often complex and nonstandard in nature. Your responsibilities will include but not be limited to:- Independently assess and drive complex physical layout design assignments. Work closely with circuit design engineers to interpret schematics and drive physical layout implementation. Build and verify all levels of physical design hierarchy leaf cell IP block FUB using industry-based layout tools. We invite you to apply and make your mark on Intel's groundbreaking technology. Take the next step in your career with us. Qualifications: BS or MS in Electronic Engineering, Microelectronic Engineering, Computer engineering or related areas. Familiar with industrial EDA tools. Familiar with advanced CMOS technology and understanding of physical layout techniques. Strong technical abilities in debugging and problem-solving. Effective communication and collaboration skills. Self-motivated and capable of thriving in dynamic, fast-paced environments.            Job Type: Intel Contract Employee Shift: Shift 1 (Malaysia) Primary Location:  Malaysia, Penang Additional Locations: Business group: Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Linux Kernel Engineer Applicants are expected to have a solid experience in handling Job related tasks
DFT Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Post-silicon Validation and Debug Engineer Applicants are expected to have a solid experience in handling Job related tasks
MPE HVE Product Development Engineer (Contract) Applicants are expected to have a solid experience in handling Job related tasks
CPU Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Platform Power and Performance Manager Applicants are expected to have a solid experience in handling Job related tasks
Module Engineer Within Test Engineering Department Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Analog Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Logic Design Student Worker Applicants are expected to have a solid experience in handling Job related tasks
Senior Logic Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing Technician Applicants are expected to have a solid experience in handling Job related tasks
TA/Chief of Staff for CEG Applicants are expected to have a solid experience in handling Job related tasks
DTCO Systems Analysis Engineer - Memory Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Foundry Demand Business Strategist Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Device Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Supplier Technology Development Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Standard Cell Library Design Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Physical Design Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Module Equipment Technician (Contract) Applicants are expected to have a solid experience in handling Job related tasks
GPU Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks